40 V, 7.0 A, Low V_{CE(sat)} PNP Transistor

ON Semiconductor's e^2 PowerEdge family of low $V_{CE(sat)}$ transistors are miniature surface mount devices featuring ultra low saturation voltage ($V_{CE(sat)}$) and high current gain capability. These are designed for use in low voltage, high speed switching applications where affordable efficient energy control is important.

Typical applications are DC–DC converters and power management in portable and battery powered products such as cellular and cordless phones, PDAs, computers, printers, digital cameras and MP3 players. Other applications are low voltage motor controls in mass storage products such as disc drives and tape drives. In the automotive industry they can be used in air bag deployment and in the instrument cluster. The high current gain allows e²PowerEdge devices to be driven directly from PMU's control outputs, and the Linear Gain (Beta) makes them ideal components in analog amplifiers.

• This is a Pb-Free Device

MAXIMUM RATINGS (T_A = 25°C)

Rating	Symbol	Max	Unit
Collector-Emitter Voltage	V _{CEO}	-40	Vdc
Collector-Base Voltage	V _{CBO}	-40	Vdc
Emitter-Base Voltage	V _{EBO}	-7.0	Vdc
Collector Current - Continuous	I _C	-6.0	Adc
Collector Current - Peak	I _{CM}	-7.0	Α
Electrostatic Discharge	ESD	HBM Class 3B MM Class C	

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit	
Total Device Dissipation, T _A = 25°C Derate above 25°C	P _D (Note 1)	830 6.7	mW mW/°C	
Thermal Resistance, Junction-to-Ambient	R _{θJA} (Note 1)	150	°C/W	
Total Device Dissipation, T _A = 25°C Derate above 25°C	P _D (Note 2)	1.4 11.1	W mW/°C	
Thermal Resistance, Junction-to-Ambient	R _{θJA} (Note 2)	90	°C/W	
Thermal Resistance, Junction-to-Lead #1	R _{θJL} (Note 2)	15	°C/W	
Total Device Dissipation (Single Pulse < 10 sec)	P _{Dsingle} (Notes 2 & 3)	2.75	W	
Junction and Storage Temperature Range	T _J , T _{stg}	-55 to +150	°C	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


- 1. FR-4 @ 100 mm², 1 oz copper traces.
- 2. FR-4 @ 500 mm², 1 oz copper traces.
- 3. Thermal response.



ON Semiconductor®

http://onsemi.com

–40 VOLTS, 7.0 AMPS PNP LOW $V_{CE(sat)}$ TRANSISTOR EQUIVALENT $R_{DS(on)}$ 45 m Ω





ChipFET™ CASE 1206A STYLE 4

MARKING DIAGRAM




VA = Specific Device Code

M = Month Code

■ = Pb-Free Package

PIN CONNECTIONS



ORDERING INFORMATION

Device	Package	Shipping [†]		
NSS40600CF8T1G	ChipFET (Pb-Free)	3000/ Tape & Reel		

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted)

Characteristic	Symbol	Min	Typical	Max	Unit
OFF CHARACTERISTICS	1		1	ı	1
Collector – Emitter Breakdown Voltage $(I_C = -10 \text{ mAdc}, I_B = 0)$	V _(BR) CEO	-40	-	-	Vdc
Collector – Base Breakdown Voltage $(I_C = -0.1 \text{ mAdc}, I_E = 0)$	V _{(BR)CBO}	-40	-	-	Vdc
Emitter – Base Breakdown Voltage $(I_E = -0.1 \text{ mAdc}, I_C = 0)$	V _{(BR)EBO}	-7.0	-	-	Vdc
Collector Cutoff Current (V _{CB} = -40 Vdc, I _E = 0)	I _{CBO}	-	-	-0.1	μAdc
Emitter Cutoff Current (V _{EB} = -7.0 Vdc)	I _{EBO}	-	-	-0.1	μAdc
ON CHARACTERISTICS					
DC Current Gain (Note 4) $ \begin{aligned} &(I_C = -10 \text{ mA, } I_C = -2.0 \text{ V}) \\ &(I_C = -500 \text{ mA, } V_{CE} = -2.0 \text{ V}) \\ &(I_C = -500 \text{ mA, } V_{CE} = -2.0 \text{ V}) \\ &(I_C = -1.0 \text{ A, } V_{CE} = -2.0 \text{ V}) \\ &(I_C = -2.0 \text{ A, } V_{CE} = -2.0 \text{ V}) \\ &(I_C = -3.0 \text{ A, } V_{CE} = -2.0 \text{ V}) \end{aligned} $	h _{FE}	250 250 220 180 150	- 300 - -	- - - -	
Collector – Emitter Saturation Voltage (Note 4) $ \begin{aligned} &(I_C = -0.1 \text{ A}, I_B = -0.010 \text{ A}) \text{ (Note 5)} \\ &(I_C = -1.0 \text{ A}, I_B = -0.100 \text{ A}) \\ &(I_C = -1.0 \text{ A}, I_B = -0.010 \text{ A}) \\ &(I_C = -1.0 \text{ A}, I_B = -0.020 \text{ A}) \\ &(I_C = -2.0 \text{ A}, I_B = -0.020 \text{ A}) \\ &(I_C = -3.0 \text{ A}, I_B = -0.030 \text{ A}) \\ &(I_C = -4.0 \text{ A}, I_B = -0.400 \text{ A}) \end{aligned} $	V _{CE(sat)}	- - - - -	0.007 0.045 0.080 0.150 0.180 0.160	-0.010 -0.075 -0.110 -0.200 -0.250 -0.220	V
Base – Emitter Saturation Voltage (Note 4) $(I_C = -1.0 \text{ A}, I_B = -0.01 \text{ A})$	V _{BE(sat)}	_	_	-0.90	V
Base – Emitter Turn–on Voltage (Note 4) $(I_C = -2.0 \text{ A}, V_{CE} = -3.0 \text{ V})$	V _{BE(on)}	-	_	-0.90	V
Cutoff Frequency ($I_C = -100 \text{ mA}$, $V_{CE} = -5.0 \text{ V}$, $f = 100 \text{ MHz}$)	f _T	100	-	-	MHz
Input Capacitance (V _{EB} = -0.5 V, f = 1.0 MHz)	Cibo	-	-	650	pF
Output Capacitance (V _{CB} = -3.0 V, f = 1.0 MHz)	Cobo	-	-	150	pF
SWITCHING CHARACTERISTICS					
Delay ($V_{CC} = 30 \text{ V}, I_{C} = 750 \text{ mA}, I_{B1} = 15 \text{ mA}$)	t _d	-	-	120	ns
Rise ($V_{CC} = 30 \text{ V}, I_{C} = 750 \text{ mA}, I_{B1} = 15 \text{ mA}$)	t _r	=	-	220	ns
Storage (V _{CC} = 30 V, I _C = 750 mA, I _{B1} = 15 mA)	t _s	-	-	650	ns
Fall (V _{CC} = 30 V, I _C = 750 mA, I _{B1} = 15 mA)	t _f	-	-	240	ns

^{4.} Pulsed Condition: Pulse Width = 300 μsec, Duty Cycle ≤ 2%.
5. Guaranteed by design but not tested.




Figure 1. Collector Emitter Saturation Voltage vs. Collector Current

Figure 2. Collector Emitter Saturation Voltage vs. Collector Current




Figure 3. DC Current Gain vs. Collector Current

Figure 4. Base Emitter Saturation Voltage vs.
Collector Current




Figure 5. Base Emitter Turn-On Voltage vs. Collector Current




Figure 6. Saturation Region




Figure 7. Input Capacitance

Figure 8. Output Capacitance





Figure 9. Safe Operating Area

PACKAGE DIMENSIONS

ChipFET CASE 1206A-03




0.05 (0.002)

Α

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER.
 MOLD GATE BURRS SHALL NOT EXCEED 0.13 MM PER SIDE.
 LEADFRAME TO MOLDED BODY OFFSET IN HORIZONTAL
- AND VERTICAL SHALL NOT EXCEED 0.08 MM. DIMENSIONS A AND B EXCLUSIVE OF MOLD GATE BURRS.
- NO MOLD FLASH ALLOWED ON THE TOP AND BOTTOM LEAD SURFACE.

	MILLIMETERS		INCHES			
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α	1.00	1.05	1.10	0.039	0.041	0.043
b	0.25	0.30	0.35	0.010	0.012	0.014
С	0.10	0.15	0.20	0.004	0.006	0.008
D	2.95	3.05	3.10	0.116	0.120	0.122
E	1.55	1.65	1.70	0.061	0.065	0.067
е		0.65 BSC		0.025 BSC		
e1	0.55 BSC			0.022 BSC		
L	0.28	0.35	0.42	0.011	0.014	0.017
HE	1.80	1.90	2.00	0.071	0.075	0.079
θ		5°[NOM		5¶NOM		

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ChipFET is a trademark of Vishay Siliconix.

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and are registered readerlands of semiconductor Components industries, Ite (SCILLC) solicit esserves the right to make changes without further holice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5773-3850

Europe, Middle East and Africa Technical Support:

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative