



# User's Guide

**NHD-0440AZ-NLY-FBW-C6**

# LCM

(Liquid Crystal Display Character Module)

## FEATURES

- Display format: 4 Lines x 40 Characters
- (A) – Display Series/Model
- (Z) – Factory line
- (N) - Polarizer = Transmissive (-) light method
- (LY) – Backlight = LED (Yellow-Green)
- (F) – LCD Type = FSTN
- (B) – View Direction = 6:00
- (S/W) – Operating Temp. = Standard (0 ~ +50c) , Wide (-20 ~ +70c)

LCD driver IC: SPLC780D

(C) - 2x8 Pin FCI part#: 88874-016, shrouded header, 30u gold, right-angle, lead free, 5.84mm mating length.

Header soldered onto component side of LCD PCB.

(6) - R6 = 3.3K ohm Resistor

---

For product support, contact

**Newhaven Display International, LLC  
2511 Technology Drive, #101  
Elgin, IL 60124**

Tel: (847) 844-8795 Fax: (847) 844-8796

*February 01, 2008*


# NHD0440AZ-NLY-FBW-C6

## SPECIFICATIONS OF LCD MODULE

### Features

1. 5x8 dots with cursor
2. Display format: 40characters \* 4 lines
3. Built-in controller (SPLC780D)
4. +5V power supply
5. 1/16 duty, 1/5 bias cycle
6. FSTN, Transmissive negative display
7. Viewing direction: 6:00 o'clock

### Outline dimension



### Absolute maximum ratings

Item	Symbol	Standard			Unit
Power voltage	$V_{DD}-V_{SS}$	0	-	7.0	V
Input voltage	$V_{IN}$	$V_{SS}$	-	$V_{DD}$	
Operating temperature range	$V_{OP}$	-20	-	+70	
Storage temperature range	$V_{ST}$	-30	-	+80	C

\*Wide temperature range is available


# NHD-0440AZ

## Interface pin description


Pin no.	Symbol	External connection	Function
1~4	DB7~DB4	MPU	Four high order bi-directional three-state data bus lines. Used for data transfer between the MPU
5~8	DB3~DB0	MPU	Four low order bi-directional three-state data bus lines. Used for data transfer between the MPU and the LCM. These four are not used during 4-bit operation.
9	E1	MPU	Operation (data read/write) enable signal
10	R/W	MPU	Read/write select signal
11	RS	MPU	Register select signal
12	V <sub>0</sub>	Power supply	Contrast adjust
13	V <sub>SS</sub>		Signal ground for LCM (GND)
14	V <sub>DD</sub>		Power supply for logic (+5V) for LCM
15	E2	MPU	Enable signal (no pull-up resistor)
16	NC		
A	A	Power supply	Power supply for LED backlight (+4.2V)
K	K		Power supply for LED backlight (0V)

## Contrast adjust

A) For Single Source



B) For Double Source




V<sub>DD</sub>-V<sub>0</sub>: LCD Driving voltage

VR: 1k~2k

## Electrical characteristics

Backlight circuit diagram (light 48 x 2)



## led ratings (Yellow/Green)

(UAK = 4.2V, Ta = 25°C)

Item	Symbol	Min	Typ.	Max	Unit
Forward Voltage	VAK	3.6	4.2	4.3	V
Forward current	I <sub>f</sub>	-	480	500	mA
Power	P			2016	mW
Peak wave length	λ <sub>p</sub>		570		nm
Luminance	L <sub>v</sub>		80		Cd/m <sup>2</sup>

## NHD-0440AZ

FSTN type display module (Ta=25°C, VDD=5.0V)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Viewing angle	$\theta$	$C_r \geq 2$	-60	-	35	deg
	$\Phi$		-40	-	40	
Contrast ratio	$C_r$		-	6	-	-
Response time (rise)	$T_r$	-	-	150	250	ms
Response time (fall)	$T_r$	-	-	150	250	

## Electrical characteristics

DC characteristics

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Supply voltage for LCD	$V_{DD}-V_0$	Ta =25°C	-	5.0	-	V
Input voltage	$V_{DD}$		2.7	-	5.5	
Supply current	$I_{DD}$	Ta=25°C, $V_{DD}=5.0V$	-	3.5	4.0	mA
Input leakage current	$I_{LKG}$		-	-	5.0	uA
“H” level input voltage	$V_{IH}$		2.2	-	$V_{DD}$	V
“L” level input voltage	$V_{IL}$	Twice initial value or less	0	-	0.6	
“H” level output voltage	$V_{OH}$	LOH=-0.25mA	2.4	-	-	
“L” level output voltage	$V_{OL}$	LOH=1.6mA	-	-	0.4	
Backlight supply voltage	$V_F$		-	-	5.0	
Backlight supply current	$I_F$	$V_F=4.2V$	-	480	-	mA

Read cycle (Ta=25°C, VDD=5.0V)


Parameter	Symbol	Test pin	Min.	Typ.	Max.	Unit
Enable cycle time	$t_c$	E	500	-	-	ns
Enable pulse width	$t_w$		300	-	-	
Enable rise/fall time	$t_r, t_f$		-	-	25	
RS; R/W setup time	$t_{su}$	RS; R/W	100	-	-	ns
RS; R/W address hold time	$t_h$		10	-	-	
Read data output delay	$t_d$	DB0~DB7	60	-	90	
Read data hold time	$t_{dh}$		20	-	-	

Write cycle (Ta=25°C, VDD=5.0V)


Parameter	Symbol	Test pin	Min.	Typ.	Max.	Unit
Enable cycle time	$t_c$	E	500	-	-	ns
Enable pulse width	$t_w$		300	-	-	
Enable rise/fall time	$t_r, t_f$		-	-	25	
RS; R/W setup time	$t_{su1}$	RS; R/W	100	-	-	ns
RS; R/W address hold time	$t_{h1}$		10	-	-	
Read data output delay	$t_{su2}$	DB0~DB7	60	-	-	
Read data hold time	$t_{h2}$		10	-	-	

## NHD-0440AZ


### Write mode timing diagram



### Read mode timing diagram



### Block diagram



## Instruction description

### Outline

To overcome the speed difference between the internal clock of KS0066U and the MPU clock, KS0066U performs internal operations by storing control in formations to IR or DR. The internal operation is determined according to the signal from MPU, composed of read/write and data bus (Refer to Table7).

Instructions can be divided largely into four groups:

- 1) KS0066U function set instructions (set display methods, set data length, etc.)
- 2) Address set instructions to internal RAM
- 3) Data transfer instructions with internal RAM
- 4) Others

The address of the internal RAM is automatically increased or decreased by 1.

Note: during internal operation, busy flag (DB7) is read “High”.

Busy flag check must be preceded by the next instruction.

When an MPU program with checking the busy flag (DB7) is made, it must be necessary 1/2 fuss for executing the next instruction by the falling edge of the “E” signal after the busy flag (DB7) goes to “LOW”.

### Contents

- 1) Clear display

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	0	1

Clear all the display data by writing “20H” (space code) to all DDRAM address, and set DDRAM address to “00H” into AC (address counter).

Return cursor to the original status, namely, brings the cursor to the left edge on the fist line of the display.

Make the entry mode increment (I/D=“High”).

- 2) Return home

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	1	-

Return home is cursor return home instruction.

Set DDRAM address to “00H” into the address counter.

Return cursor to its original site and return display to its original status, if shifted.

Contents of DDRAM does not change.

- 3) Entry mode set

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	I/D	SH

Set the moving direction of cursor and display.

#### I/D: increment / decrement of DDRAM address (cursor or blink)

When I/D=“high”, cursor/blink moves to right and DDRAM address is increased by 1.

When I/D=“Low”, cursor/blink moves to left and DDRAM address is increased by 1.

\*CGRAM operates the same way as DDRAM, when reading from or writing to CGRAM.

(I/D=“high”. shift left, I/D=“Low”. Shift right).

## NHD-0440AZ

---

### 4) Display ON/OFF control

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	1	D	C	B

Control display/cursor/blink ON/OFF 1 bit register.

#### **D: Display ON/OFF control bit**

When D="High", entire display is turned on.

When D="Low", display is turned off, but display data remains in DDRAM.

#### **C: cursor ON/OFF control bit**

When D="High", cursor is turned on.

When D="Low", cursor is disappeared in current display, but I/D register preserves its data.

#### **B: Cursor blink ON/OFF control bit**

When B="High", cursor blink is on, which performs alternately between all the "High" data and display characters at the cursor position.

When B="Low", blink is off.

### 5) Cursor or display shift

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	1	S/C	R/L	-	-

Shifting of right/left cursor position or display without writing or reading of display data.

This instruction is used to correct or search display data. (Refer to Table 6)

During 2-line mode display, cursor moves to the 2<sup>nd</sup> line after the 40<sup>th</sup> digit of the 1<sup>st</sup> line.

When display data is shifted repeatedly, each line is shifted individually.

When display shift is performed, the contents of the address counter are not changed.

#### **Shift patterns according to S/C and R/L bits**

S/C	R/L	Operation
0	0	Shift cursor to the left, AC is decreased by 1
0	1	Shift cursor to the right, AC is increased by 1
1	0	Shift all the display to the left, cursor moves according to the display
1	1	Shift all the display to the right, cursor moves according to the display

### 6) Function set

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	1	DL	N	F	-	-

#### **DL: Interface data length control bit**

When DL="High", it mans 8-bit bus mode with MPU.

When DL="Low", it mans 4-bit bus mode with MPU. Hence, DL is a signal to select 8-bit or 4-bit bus mode.

When 4-bit bus mode, it needs to transfer 4-bit data twice.

#### **N: Display line number control bit**

When N="Low", 1-line display mode is set.

When N="High", 2-line display mode is set.

## NHD-0440AZ

---

### F: Display line number control bit

When F="Low", 5x8 dots format display mode is set.

When F="High", 5x11 dots format display mode.

#### 7) Set CGRAM address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0

Set CGRAM address to AC.

The instruction makes CGRAM data available from MPU.

#### 8) Set DDRAM address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0

Set DDRAM address to AC.

This instruction makes DDRAM data available from MPU.

When 1-line display mode (N=LOW), DDRAM address is from "00H" to "4FH".

In 2-line display mode (N=High), DDRAM address in the 1<sup>st</sup> line from "00H" to "27H", and DDRAM address in the 2<sup>nd</sup> line is from "40H" to "67H".

#### 9) Read busy flag & address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0

This instruction shows whether KS0066U is in internal operation or not.

If the resultant BF is "High", internal operation is in progress and should wait BF is to be LOW, which by then if the next instruction can be performed. In this instruction you can also read the value of the address counter.

#### 10) Write data to RAM

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	0	D7	D6	D5	D4	D3	D2	D1	D0

Write binary 8-bit data to DDRAM/CGRAM.

The selection of RAM from DDRAM, and CGRAM, is set by the previous address set instruction (DDRAM address set, CGRAM address set).

RAM set instruction can also determine the AC direction to RAM.

After write operation. The address is automatically increased/decreased by 1, according to the entry mode.

#### 11) Read data from RAM

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	1	D7	D6	D5	D4	D3	D2	D1	D0

Read binary 8-bit data from DDRAM/CGRAM.

The selection of RAM is set by the previous address set instruction. If the address set instruction of RAM is not performed before this instruction, the data that has been read first is invalid, as the direction of AC is not yet determined. If RAM data is read several times without RAM address instructions set before, read operation, the correct RAM data can be obtained from the second. But the first data would be incorrect, as there is no time margin to transfer RAM data.

In case of DDRAM read operation, cursor shift instruction plays the same role as DDRAM address set instruction, It also transfers RAM data to output data register.

After read operation, address counter is automatically increased/decreased by 1 according to the entry mode.

## NHD-0440AZ

After CGRAM read operation, display shift may not be executed correctly.

NOTE: In case of RAM write operation, AC is increased/decreased by 1 as in read operation.

At this time, AC indicates next address position, but only the previous data can be read by the read instruction.

### Instruction table

Instruction	Instruction code										Description			Execution Time (fosc= 270 KHZ)
	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0				
Clear Display	0	0	0	0	0	0	0	0	0	1	Write "20H" to DDRA and set DDRAM address to "00H" from AC		1.53ms	
Return Home	0	0	0	0	0	0	0	0	1	-	Set DDRAM address to "00H" From AC and return cursor to Its original position if shifted. The contents of DDRAM are not changed.		1.53ms	
Entry mode Set	0	0	0	0	0	0	0	1	I/D	SH	Assign cursor moving direction And blinking of entire display		39us	
Display ON/OFF control	0	0	0	0	0	0	1	D	C	B	Set display (D), cursor (C), and Blinking of cursor (B) on/off Control bit.			
Cursor or Display shift	0	0	0	0	0	1	S/C	R/L	-	-	Set cursor moving and display Shift control bit, and the Direction, without changing of DDRAM data.		39us	
Function set	0	0	0	0	1	DL	N	F	-	-	Set interface data length (DL: 8-Bit/4-bit), numbers of display Line (N: =2-line/1-line) and, Display font type (F: 5x11/5x8)		39us	
Set CGRAM Address	0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0	Set CGRAM address in address Counter.		39us	
Set DDRAM Address	0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Set DDRAM address in address Counter.		39us	
Read busy Flag and Address	0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Whether during internal Operation or not can be known By reading BF. The contents of Address counter can also be read.		0us	
Write data to Address	1	0	D7	D6	D5	D4	D3	D2	D1	D0	Write data into internal RAM (DDRAM/CGRAM).		43us	
Read data From RAM	1	1	D7	D6	D5	D4	D3	D2	D1	D0	Read data from internal RAM (DDRAM/CGRAM).		43us	

NOTE: When an MPU program with checking the busy flag (DB7) is made, it must be necessary 1/2fosc is necessary for executing the next instruction by the falling edge of the "E" signal after the busy flag (DB7) goes to "Low".



DDRAM address:

Display position																		
1	2	3	4	5	-	-	-	-	-	-	-	-	-	36	37	38	39	40
00	01	02	03	04	-	-	-	-	-	-	-	-	-	23	24	25	26	27
40	40	41	42	43	-	-	-	-	-	-	-	-	-	63	64	65	66	67
00	01	02	03	04	-	-	-	-	-	-	-	-	-	23	24	25	26	27
40	40	41	42	43	-	-	-	-	-	-	-	-	-	63	64	65	66	67

DDRAM address


Standard character pattern

Upper 4 Bits Lower 4 Bits	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	
xxxx0000	CG RAM (1)												-	ヲ	ミ	×	♪
xxxx0001			!	1	A	Q	a	q				■	ア	チ	ム	♪	
xxxx0010			"	2	B	R	b	r				「	イ	リ	×	♪	
xxxx0011			#	3	C	S	c	s				♪	ウ	テ	モ	♪	
xxxx0100			\$	4	D	T	d	t				、	エ	ト	ト	♪	
xxxx0101			%	5	E	U	e	u				・	オ	ナ	ユ	♪	
xxxx0110			8	6	F	V	f	v				ヲ	カ	ニ	ヨ	♪	
xxxx0111			?	7	G	W	g	w				ア	キ	ヌ	ラ	♪	
xxxx1000			(	8	H	X	h	x				イ	ク	ネ	リ	♪	
xxxx1001			)	9	I	Y	i	y				カ	ケ	ル	・	♪	
xxxx1010			*	:	J	Z	j	z				エ	コ	ト	レ	♪	
xxxx1011			+	;	K	C	k	c				オ	サ	ヒ	ロ	♪	
xxxx1100			,	<	L	¥	l	l				ヤ	シ	フ	ワ	♪	
xxxx1101			-	=	M	J	m	j				ユ	ズ	ヘ	ン	♪	
xxxx1110			.	>	N	^	n	^				ヨ	セ	ホ	・	♪	
xxxx1111			/	?	O	_	o	_				レ	リ	マ	■	♪	



NOTES:

- 1.LED TYPE: (96 LEDS, MATRIX)
- 2.CRICUT TYPE: SERIES-PARALLEL
- 3.COLOUR: YELLOW-GREEN
- 4.PEAK WAVE LENGTH: 565nm-570nm
- 5.SUPPLY VOLTAGE: 3.8 V - 4.4V
- 6.CURRENT: 480mA-720mA
- 7.LUMINOUS INTENSITY: 110 cd/m<sup>2</sup> 85cd/m<sup>2</sup> (MIN)
- 8.OPERATION TEMP: -20°C TO 70°C
- 9.STORAGE TEMP: -25°C TO 75°C
- 10.UNIFORMITY: 75% (MIN)
- 11.UNMARKED TOLERANCES:± 0.2mm



REVISION RECORD				Newhaven Display International, LLC
VER	Date	Modify	Contents	Name Confirm
2				Drawn: Model Name: ZJDA-2404G-4
3				Checker: Date: 2004-01-07
4				Approved: Page: 1-1
5				
6				

DATE 1/3/05

## ENGINEERING REQUEST FORM

SHEET 1 OF 7 ENGINEERING CHANGE NOTICE09333# of CDs/Disks attached: \_\_\_\_\_  
Drawing #: \_\_\_\_\_

## [ ] PART NUMBER ACTION NOTICE

VENDOR NAME

VENDOR PART #

MANUFACTURER

FCI ELECTRONICS

MFG PART #

88874-016

APPROX COST

## END WINDOWS

PART TYPE:	<input type="checkbox"/> SHEET METAL	<input checked="" type="checkbox"/> PURCHASED	<input type="checkbox"/> OTHER
	<input type="checkbox"/> MACHINED	<input type="checkbox"/> MODIFIED	
	<input type="checkbox"/> WELDMENT	<input type="checkbox"/> ASSY	
	<input type="checkbox"/> PLASTIC	<input type="checkbox"/> KIT	

CREATE/UPDATE BOM (Only for BOM)  YES  NO  
 YES  NO  
 YES  NO

NEW RELEASE UPDATE  ME  EE  SE

CURRENT REVISION A NEW REVISION 19

DEPT. RESPONSIBLE FOR DRAWING  ME  EE  SE

DESCRIPTION OF CHANGE & WHY  
(IF NEEDED FOR CLARITY, ATTACH A MARKED-UP COPY OF DRAWING)

UPDATE SPEC

PLEASE ADD MANUFACTURE 3M AND P.N. 2516-502UB AS ALTERNATE TO THIS NUMBER

VENDOR HAS BEEN NOTIFIED  FIX REPORTED PROBLEM

CE EFFECTIVITY:  NO EFFECT  SAFETY  EMC

## \* EFFECTIVITY \*

ON HAND	OPEN PRO		OPEN S/O & B/O		FINISHED GOODS		OPEN INCO - WIP		FIELD		SPARES	
	REWORK	UPDATE	UPDATE	CANCEL	REWORK	SCRAP	REWORK	SCRAP	REWORK	SCRAP	REWORK	SCRAP
REWORK												
SCRAP												
NO EFFECT												

\* ECN APPROVALS \*

DEPARTMENT	APP DATE	SIGNATURE	REJ DATE	SIGNATURE	COMMENTS
ENGINEER	1/3/05	<i>John C. Smith</i>			
ENGINEERING DPT MANAGER	1-3-05	<i>John C. Smith</i>			
VP OF ENGINEERING					
PROJECT MANAGER					
DOCUMENT CTRL MANAGER	1-4-05	<i>John C. Smith</i>			
CUSTOMER SERVICE MANAGER					

5  
5  
N

PRODUCT NUMBER  
SEE TABLE

1

Technical drawing of a component with the following dimensions and features:

- Overall Dimensions:**
  - Dim A:  $0.15 \pm 0.05$
  - Dim B:  $0.10 \pm 0.05$
  - Dim C:  $0.25 \pm 0.05$
- Max Flash:**  $0.05 \pm 0.010$
- Max Feature:**  $0.120 \pm 0.05$
- Max Pol. Feature:**  $0.100 \pm 0.04$
- Max 2X:**  $0.15 \pm 0.05$
- Style Notes:**
  - SEE SHT 2 POL. FEATURE AND STYLE
  - ROUND OR SQUARE SEE TABLE

AND TABLE FOR  
WIRE ARRANGEMENT

EQUILATERAL TRIANGLE

SECTION X-X

10	$.10 \pm .02$
2.5	$.25 \pm .02$
1.65	$1.65 \pm .25$
3.65	$3.65 \pm .25$
6.22	$6.22 \pm .25$
5	$5 \pm .25$
0.49	$.49 \pm .02$
1.76	$1.76 \pm .02$
1.54	$1.54 \pm .02$
1.00	$1.00 \pm .02$

These changes are determined by various processes. Production of new molecules in the cell, degradation of old ones, and migration of molecules between cells are the three processes that determine the concentration of molecules in the cell. The first two processes are controlled by enzymes, while the third is controlled by passive diffusion.

All rights reserved. Reproduction or distribution of these to third parties is not permitted without the prior written authority from the publishers.

PDM: Rev:D STATUS: Released Printed: May 02, 2003

10



44 085 24

52

52

2

2

2

PRODUCT NUMBER	POS	DIM A	DIM B	DIM C	STYLE
NOTE 6					
88874-X02	2X5	.7B/19.8	.72/16.3	.400/10.16	B
-X08	2X4	.6B/17.3	.62/15.8	.300/7.62	A
-X10	2X5	.7B/19.8	.72/18.3	.400/10.16	A
-X14	2X7	.9B/24.9	.92/23.4	.600/15.24	C
-X15	2X8	1.0B/27.9	1.02/25.9	.700/17.78	D
-X20	2X10	1.2B/32.5	1.22/31.0	.800/22.66	
-X24	2X12	1.4B/37.6	1.42/35.1	1.100/27.94	
-X26	2X13	1.5B/40.1	1.52/38.6	1.200/30.48	
-X30	2X15	1.7B/45.2	1.72/43.7	1.400/35.56	
-X34	2X17	1.9B/50.3	1.92/46.8	1.600/40.84	
-X40	2X20	2.2B/57.9	2.22/55.4	1.900/48.26	
-X44	2X22	2.4B/63.0	2.42/61.5	2.100/53.34	
-X50	2X25	2.7B/70.6	2.72/68.1	2.400/60.86	
88874-X60	2X30	3.2B/83.3	3.22/81.8	2.900/73.66	D

Intégrer la notion d'espèce dans une théorie du changement climatique nécessite une approche intégrée des écosystèmes, qui intègre les interactions entre les écosystèmes et les humains, et qui prend en compte les processus physiques et biologiques qui contribuent au changement climatique.

FCI


三

1

PDM: Rev:D STATUS: Released Printed: May 02, 2003

# 3M™ Pak 100 4-Wall Header

.100" x .100" Low Profile, Straight and Right Angle, High Temp Option 2500 Series



- Low profile, space saving design
- Socket compatibility for current design validation
- Center slot polarization prevents mis-insertions and reduces insertion time
- Dual slot polarization means broader compatibility with competitive polarization designs
- Optional retainer clamp for locking sockets in place and increasing connection reliability in vibration-prone environments
- Optional snap-in latches available
- Optional polarizing post available
- Exposed solder tails (on right angle version) provide ease of cleaning and reduced repair costs

Date Modified: May 30, 2003

TS-0770-11  
Sheet 1 of 3

## Physical

### Insulation

Material: Glass Filled Polyester (PBT)  
 Glass Filled Polyester (PCT) (High Temp Option)  
 Flammability: UL 94V-0  
 Color: Gray  
 Beige (High Temp Option)

### Contact

Material: Copper Alloy

### Plating

Underplate: 100  $\mu$ " [ 2.54  $\mu$ m ] Nickel — QQ-N-290, Class 2  
 Wiping Area: Gold — MIL-G-45204, Type II, Grade C  
 Solder Tails: 200  $\mu$ " [ 5.08  $\mu$ m ] 60/40 Tin Lead — MIL-P-81728  
 Wrap Tails: Gold Flash (Normal Temp Only)  
 Marking: 3M Logo, and Orientation Triangle

## Electrical

**Current Rating:** 2 A

**Insulation Resistance:**  $>1 \times 10^9 \Omega$  at 500 Vdc

**Withstanding Voltage:** 1000 Vrms at Sea Level

## Environmental

**Temperature Rating:** -55°C to +105°C

**Processing:** Maximum 235°C, with 90 seconds over 215°C (High Temp Option)

UL File No.: E68080

**3M**


Interconnect Solutions

<http://www.3M.com/interconnects/>


3M is a trademark of 3M Company.  
 For technical, sales or ordering information call  
 800-225-5373

## 3M™ Pak 100 4-Wall Header .100" x .100" Low Profile, Straight and Right Angle, High Temp Option 2500 Series

Table 2					
Tail	Dim E	Pin Cross Section			Dim G $\pm .003$
		Dimension F	Diagonals	Corner Radii	
X2	.112 [2.84]	.0245 $\pm .0005$ [0.622]	.028 $\pm .001$ [0.71]	.0075 Ref [0.191]	.035 [0.89] (See Note 2)
03	.155 [3.94]	.0245 $\pm .0005$ [0.622]	.028 $\pm .001$ [0.71]	.0075 Ref [0.191]	.035 [0.89]
05	.61 Ref [15.5]	.0250 $\pm .002$ [0.635]	.035 $\pm .003$ [0.90]	.003 Max [0.08]	.045 [1.14]



Position 1 Orientation:  .165 [4.15]



#### Recommended P.C. Board Hole Pattern

(Shown for mounting side of board.)

Notes: (Shown for mounting side of board.)

1. Notches "A" and "C" will accommodate 3M Polarizing Keys 3518.
2. The recommended PCB hole size for the kinked tail positions on the .112" solder tail connector is  $.035" \pm .002$ . Refer to TS-0972 for the positions kinked.

### Ordering Information

Blank = Standard —  
N = High Temperature

Pin Quantity:  
(See Table 1)

#### Bend Pad Options:

6= Straight pin product with bend pad in  
High temp or normal plastics  
7= Straight pin product w/o bend pad in  
High temp or normal plastics

High temp only

Digitized by srujanika@gmail.com

X25XX-X0XXXX

Inch  
[mm]

[ ] Dimensions for Reference Only

- Mating Plating Thickness:
  - Solder Tail Versions
    - UG = 15  $\mu$ " [0.38  $\mu$ m]
    - UB = 30  $\mu$ " [0.76  $\mu$ m]
  - Wrap Tail Versions
    - EB = 30  $\mu$ " [0.76  $\mu$ m]
    - (Normal temp Only)


# 3M™ Pak 100 4-Wall Header

.100" x .100" Low Profile, Straight and Right Angle, High Temp Option



2500 Series

Table 2


Tail	Dim E	Pin Cross Section			Dim G $\pm$ .003
		Dimension F	Diagonals	Corner Radii	
X2	.112 [2.84]	.0245 $\pm$ .0005 [0.622]	.028 $\pm$ .001 [0.71]	.0075 Ref [0.191]	.035 [0.89] (See Note 2)
03	.155 [3.94]	.0245 $\pm$ .0005 [0.622]	.028 $\pm$ .001 [0.71]	.0075 Ref [0.191]	.035 [0.89]
05	.61 Ref [15.5]	.0250 $\pm$ .002 [0.635]	.035 $\pm$ .003 [0.90]	.003 Max [0.08]	.045 [1.14]



Right Angle



Section J-J



Notes:

1. Notches "A" and "C" will accommodate 3M Polarizing Keys 3518.
2. The recommended PCB hole size for the kinked tail positions on the .112" solder tail connector is .035"  $\pm$  .002. Refer to TS-0972 for the position kinked.

## Ordering Information

X25XX-50XXXX

Blank = Standard  
N = High Temperature

Pin Quantity:  
(See Table 1)

Tail

02 = Solder Tails for .062 [1.57] Thick Board.

K2 = Kinked Solder Tails for .062 [1.57] Thick Board.

03 = Solder Tails for .094 to .125 [2.39 to 3.18] Thick Board.

05 = Wrap Tails for up to 3 Levels of Wire Wrap.

(Normal temp only)

Mating Plating Thickness:  
Solder Tail Versions

UG = 15  $\mu$ " [0.38  $\mu$ m]

UB = 30  $\mu$ " [0.76  $\mu$ m]

Wrap Tail Versions

EB = 30  $\mu$ " [0.76  $\mu$ m]

(Normal temp Only)

TS-0770-11

Sheet 3 of 3



Interconnect Solutions

<http://www.3M.com/interconnects/>

3M is a trademark of 3M Company.

For technical, sales or ordering information call

800-225-5373