

CY62256

Features

- High speed (55-ns and 70-ns availability)
- Voltage range
 - 4.5V-5.5V operation
- Low active power (70 ns, LL version) — 275 mW (max.)
- Low standby power (70 ns, LL version) — 28 μW (max.)
- Easy memory expansion with CE and OE features
- TTL-compatible inputs and outputs
- · Automatic power-down when deselected
- CMOS for optimum speed/power


32K x 8 Static RAM

Functional Description

The CY62256 is a high-performance CMOS static RAM organized as 32K words by 8 bits. Easy memory expansion is provided by an active LOW chip enable (CE) and active LOW output enable (OE) and three-state drivers. This device has an automatic power-down feature, reducing the power consumption by 99.9% when deselected. The CY62256 is in the standard 450-mil-wide (300-mil body width) SOIC, TSOP, Reverse TSOP and 600-mil PDIP packages.

An active LOW write enable signal (\overline{WE}) controls the writing/reading operation of the memory. When \overline{CE} and \overline{WE} inputs are both LOW, data on the eight data input/output pins (I/O_0 through I/O_7) is written into the memory location addressed by the address present on the address pins (A_0 through A_{14}). Reading the device is accomplished by selecting the device and enabling the outputs, \overline{CE} and \overline{OE} active LOW, while \overline{WE} remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins are present on the eight data input/output pins.

The input/output pins remain in a high-impedance state unless the chip is selected, outputs are enabled, and write enable (\overline{WE}) is HIGH.



Cypress Semiconductor Corporation • Document #: 38-05248 Rev. *A

• 3901 North First Street

•

San Jose • CA 95134 • 408-943-2600 Revised May 16, 2002



CY62256

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

, ,	
Storage Temperature	–65°C to +150°C
Ambient Temperature with Power Applied	0°C to +70°C
Supply Voltage to Ground Potential (Pin 28 to Pin 14)	–0.5V to +7.0V
DC Voltage Applied to Outputs in High-Z State ^[1]	–0.5V to V _{CC} + 0.5V
DC Input Voltage ^[1]	–0.5V to V _{CC} + 0.5V

Electrical Characteristics Over the Operating Range

Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015)	. >2001V
Latch-up Current	> 200 mA

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	$5V \pm 10\%$
Industrial	-40°C to +85°C	5V ± 10%

				СҮ62256–55 СҮ62256–7			-70			
Parameter	Description	Test Conditions		Min.	Typ. ^[2]	Max.	Min.	Typ. ^[2]	Max.	Unit
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -1.$.0 mA	2.4			2.4			V
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 2.1	mA			0.4			0.4	V
V _{IH}	Input HIGH Voltage			2.2		V _{CC} +0.5V	2.2		V _{CC} +0.5V	V
V _{IL}	Input LOW Voltage			-0.5		0.8	-0.5		0.8	V
I _{IX}	Input Leakage Current	$GND \leq V_I \leq V_{CC}$		-0.5		+0.5	-0.5		+0.5	μA
I _{OZ}	Output Leakage Current	$GND \leq V_O \leq V_{CC}$, Output Disabled		-0.5		+0.5	-0.5		+0.5	μA
I _{CC}	V _{CC} Operating Supply	V _{CC} = Max.,			28	55		28	55	mA
	Current	$f = f_{MAX} = 1/t_{PC}$	L		25	50		25	50	mA
			LL		25	50		25	50	mA
I _{SB1}	Automatic CE	Max. V_{CC} , $\overline{CE} \ge V_{IH}$,			0.5	2		0.5	2	mA
	Power-down Current— TTL Inputs	$V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IH}$ f = f_{VIN}	L		0.4	0.6		0.4	0.6	mA
		$V_{IN} \le V_{IL}, f = f_{MAX}$	LL		0.3	0.5		0.3	0.5	mA
I _{SB2}	Automatic CE	Max. V _{CC} ,			1	5		1	5	mA
	Power-down Current— CMOS Inputs		L		2	50		2	50	μA
		$V_{IN} \ge V_{CC} - 0.3V$ or $V_{IN} \le 0.3V$, f = 0	LL		0.1	5		0.1	5	μΑ
		Indust'l Temp Range	LL		0.1	10		0.1	10	μA

Capacitance^[3]


Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	6	pF
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	8	pF

Notes:

V_{IL} (min.) = -2.0V for pulse durations of less than 20 ns.
Typical specifications are the mean values measured over a large sample size across normal production process variations and are taken at nominal conditions (T_A = 25°C, V_{CC}). Parameters are guaranteed by design and characterization, and not 100% tested.
Tested initially and after any design or process changes that may affect these parameters.




AC Test Loads and Waveforms



-~~~

--0 1.77V




Data Retention Characteristics

OUTPUT -

Parameter	Description		Conditions ^[4]	Min.	Typ. ^[2]	Max.	Unit
V _{DR}	V _{CC} for Data Retention			2.0			V
I _{CCDR}	Data Retention Current L		$\frac{V_{CC}}{2} = 3.0 \text{V},$		2	50	μΑ
		LL			0.1	5	μΑ
		LL Ind'l	$V_{\rm IN} \le 0.3V$		0.1	10	μΑ
t _{CDR} ^[3]	Chip Deselect to Data Retention Time			0			ns
t _R ^[3]	Operation Recovery Time)		t _{RC}			ns

Data Retention Waveform






4. No input may exceed V_{CC} + 0.5V.



Switching Characteristics Over the Operating Range^[5]

		CY62	256–55	CY62	256–70	
Parameter	Description	Min.	Max.	Min.	Max.	Unit
Read Cycle	-					•
t _{RC}	Read Cycle Time	55		70		ns
t _{AA}	Address to Data Valid		55		70	ns
t _{OHA}	Data Hold from Address Change	5		5		ns
t _{ACE}	CE LOW to Data Valid		55		70	ns
t _{DOE}	OE LOW to Data Valid		25		35	ns
t _{LZOE}	OE LOW to Low-Z ^[6]	5		5		ns
t _{HZOE}	OE HIGH to High-Z ^[6, 7]		20		25	ns
t _{LZCE}	CE LOW to Low-Z ^[6]	5		5		ns
t _{HZCE}	CE HIGH to High-Z ^[6, 7]		20		25	ns
t _{PU}	CE LOW to Power-up	0		0		ns
t _{PD}	CE HIGH to Power-down		55		70	ns
Write Cycle ^[8, 9]	-					•
t _{WC}	Write Cycle Time	55		70		ns
t _{SCE}	CE LOW to Write End	45		60		ns
t _{AW}	Address Set-up to Write End	45		60		ns
t _{HA}	Address Hold from Write End	0		0		ns
t _{SA}	Address Set-up to Write Start	0		0		ns
t _{PWE}	WE Pulse Width	40		50		ns
t _{SD}	Data Set-up to Write End	25		30		ns
t _{HD}	Data Hold from Write End	0		0		ns
t _{HZWE}	WE LOW to High-Z ^[6, 7]		20		25	ns
t _{LZWE}	WE HIGH to Low-Z ^[6]	5		5		ns

Switching Waveforms



Notes:


- 5.
- 6.
- 7.
- Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{QL}/I_{OH} and 100-pF load capacitance. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZOE} , is less than t_{LZOE} , and t_{HZWE} is less than t_{LZWE} for any given device. t_{HZOE} , t_{HZCE} , and t_{HZWE} are specified with $C_L = 5 \text{ pF}$ as in part (b) of AC Test Loads. Transition is measured \pm 500 mV from steady-state voltage. The internal Write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a Write and either signal can terminate a Write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the Write. The minimum Write cycle time for Write cycle #3 (WE controlled, OE LOW) is the sum of t_{HZWE} and t_{SD} 8.
- 9.
- 10. Device is continuously selected. $\overline{OE}, \overline{CE} = V_{IL}$.

11. WE is HIGH for Read cycle.





CY62256

Switching Waveforms (continued)



[8,13,14] Write Cycle No. 1 (WE Controlled)






Notes:

Address valid prior to or coincident with CE transition LOW.
Data I/O is high impedance if OE = <u>VIH</u>.
If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.



Switching Waveforms (continued)




Note:

15. During this period, the I/Os are in output state and input signals should not be applied.





Typical DC and AC Characteristics






Typical DC and AC Characteristics (continued)







Truth Table


CE	WE	OE	Inputs/Outputs	Mode	Power
Н	Х	Х	High-Z	Deselect/Power-down	Standby (I _{SB})
L	Н	L	Data Out	Read	Active (I _{CC})
L	L	Х	Data In	Write	Active (I _{CC})
L	Н	Н	High-Z	Deselect, Output Disabled	Active (I _{CC})

Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
55	CY62256LL-55SNI	SN28	28-lead (300-Mil Narrow Body) Thin Small Outline Package	Industrial
	CY62256LL-55ZI	Z28	28-lead Thin Small Outline Package	
70	CY62256-70SNC	SN28	28-lead (300-Mil Narrow Body) Thin Small Outline	Commercial
	CY62256L-70SNC		Package	
	CY62256LL-70SNC			
	CY62256L-70SNI			Industrial
	CY62256LL-70SNI			
	CY62256LL-70ZC	Z28	28-lead Thin Small Outline Package	Commerical
	CY62256LL-70ZI	Z28		Industrial
	CY62256-70PC	P15	28-lead (600-Mil) Molded DIP	Commercial
	CY62256L-70PC	P15	1	
	CY62256LL-70PC	P15	1	
	CY62256LL-70ZRI	ZR28	28-lead Reverse Thin Small Outline Package	Industrial




Package Diagrams



51-85092-*B



Package Diagrams (continued)



All product and company names mentioned in this document are the trademarks of their respective holders.

Document #: 38-05248 Rev. *A

© Cypress Semiconductor Corporation, 2002. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.



Document Title: CY62256 32K x 8 Static RAM Document Number: 38-05248								
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change				
**	113454	03/06/02	MGN	Change from Spec number: 38-00455 to 38-05248 Remove obsolete parts from ordering info, standardize format				
*A	115227	05/23/02	GBI	Changed SN Package Diagram				