



CYPRESS

CY62256

32K x 8 Static RAM

Features

- High speed (55-ns and 70-ns availability)
- Voltage range
 - 4.5V–5.5V operation
- Low active power (70 ns, LL version)
 - 275 mW (max.)
- Low standby power (70 ns, LL version)
 - 28 μ W (max.)
- Easy memory expansion with CE and OE features
- TTL-compatible inputs and outputs
- Automatic power-down when deselected
- CMOS for optimum speed/power


Functional Description

The CY62256 is a high-performance CMOS static RAM organized as 32K words by 8 bits. Easy memory expansion is provided by an active LOW chip enable (CE) and active LOW output enable (OE) and three-state drivers. This device has an automatic power-down feature, reducing the power consumption by 99.9% when deselected. The CY62256 is in the standard 450-mil-wide (300-mil body width) SOIC, TSOP, Reverse TSOP and 600-mil PDIP packages.

An active LOW write enable signal (WE) controls the writing/reading operation of the memory. When CE and WE inputs are both LOW, data on the eight data input/output pins (I/O₀ through I/O₇) is written into the memory location addressed by the address present on the address pins (A₀ through A₁₄). Reading the device is accomplished by selecting the device and enabling the outputs, CE and OE active LOW, while WE remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins are present on the eight data input/output pins.



The input/output pins remain in a high-impedance state unless the chip is selected, outputs are enabled, and write enable (WE) is HIGH.

Logic Block Diagram



Pin Configurations

SOIC/DIP Top View	
A ₅	1
A ₆	2
A ₇	3
A ₈	4
A ₉	5
A ₁₀	6
A ₁₁	7
A ₁₂	8
A ₁₃	9
A ₁₄	10
I/O ₀	11
I/O ₁	12
I/O ₂	13
I/O ₃	14
I/O ₄	15
GND	16
I/O ₅	17
I/O ₆	18
I/O ₇	19
OE	20
A ₄	21
A ₃	22
A ₂	23
A ₁	24
V _{CC}	25
WE	26
CE	27
I/O ₃	28



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature -65°C to $+150^{\circ}\text{C}$

Ambient Temperature with

Power Applied 0°C to $+70^{\circ}\text{C}$

Supply Voltage to Ground Potential

(Pin 28 to Pin 14) -0.5V to $+7.0\text{V}$

DC Voltage Applied to Outputs
in High-Z State^[1] -0.5V to $\text{V}_{\text{CC}} + 0.5\text{V}$

DC Input Voltage^[1] -0.5V to $\text{V}_{\text{CC}} + 0.5\text{V}$

Output Current into Outputs (LOW) 20 mA

Static Discharge Voltage $> 2001\text{V}$
(per MIL-STD-883, Method 3015)

Latch-up Current $> 200\text{ mA}$

Operating Range

Range	Ambient Temperature	V_{CC}
Commercial	0°C to $+70^{\circ}\text{C}$	$5\text{V} \pm 10\%$
Industrial	-40°C to $+85^{\circ}\text{C}$	$5\text{V} \pm 10\%$

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	CY62256-55			CY62256-70			Unit
			Min.	Typ. ^[2]	Max.	Min.	Typ. ^[2]	Max.	
V_{OH}	Output HIGH Voltage	$\text{V}_{\text{CC}} = \text{Min.}, \text{I}_{\text{OH}} = -1.0\text{ mA}$	2.4			2.4			V
V_{OL}	Output LOW Voltage	$\text{V}_{\text{CC}} = \text{Min.}, \text{I}_{\text{OL}} = 2.1\text{ mA}$			0.4			0.4	V
V_{IH}	Input HIGH Voltage		2.2		$\text{V}_{\text{CC}} + 0.5\text{V}$	2.2		$\text{V}_{\text{CC}} + 0.5\text{V}$	V
V_{IL}	Input LOW Voltage		-0.5		0.8	-0.5		0.8	V
I_{IX}	Input Leakage Current	$\text{GND} \leq \text{V}_i \leq \text{V}_{\text{CC}}$	-0.5		+0.5	-0.5		+0.5	μA
I_{OZ}	Output Leakage Current	$\text{GND} \leq \text{V}_o \leq \text{V}_{\text{CC}}$, Output Disabled	-0.5		+0.5	-0.5		+0.5	μA
I_{CC}	V_{CC} Operating Supply Current	$\text{V}_{\text{CC}} = \text{Max.}, \text{I}_{\text{OUT}} = 0\text{ mA}, f = f_{\text{MAX}} = 1/\text{t}_{\text{RC}}$			28	55		28	55 mA
			L		25	50		25	50 mA
			LL		25	50		25	50 mA
I_{SB1}	Automatic CE Power-down Current—TTL Inputs	$\text{Max. } \text{V}_{\text{CC}}, \text{CE} \geq \text{V}_{\text{IH}}, \text{V}_{\text{IN}} \geq \text{V}_{\text{IH}}$ or $\text{V}_{\text{IN}} \leq \text{V}_{\text{IL}}, f = f_{\text{MAX}}$			0.5	2		0.5	2 mA
			L		0.4	0.6		0.4	0.6 mA
			LL		0.3	0.5		0.3	0.5 mA
I_{SB2}	Automatic CE Power-down Current—CMOS Inputs	$\text{Max. } \text{V}_{\text{CC}}, \text{CE} \geq \text{V}_{\text{CC}} - 0.3\text{V}$ $\text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.3\text{V}$ or $\text{V}_{\text{IN}} \leq 0.3\text{V}, f = 0$			1	5		1	5 mA
			L		2	50		2	50 μA
			LL		0.1	5		0.1	5 μA
			Indust'l Temp Range	LL	0.1	10		0.1	10 μA




Capacitance^[3]

Parameter	Description	Test Conditions	Max.	Unit
C_{IN}	Input Capacitance	$T_A = 25^{\circ}\text{C}, f = 1\text{ MHz}, \text{V}_{\text{CC}} = 5.0\text{V}$	6	pF
C_{OUT}	Output Capacitance		8	pF

Notes:

1. V_{IL} (min.) = -2.0V for pulse durations of less than 20 ns.
2. Typical specifications are the mean values measured over a large sample size across normal production process variations and are taken at nominal conditions ($T_A = 25^{\circ}\text{C}$, V_{CC}). Parameters are guaranteed by design and characterization, and not 100% tested.
3. Tested initially and after any design or process changes that may affect these parameters.

AC Test Loads and Waveforms




Equivalent to: THE/ENIN EQUIVALENT

$$\text{OUTPUT} \xrightarrow{\text{639}\Omega} 1.77\text{V}$$

Data Retention Characteristics

Parameter	Description		Conditions ^[4]	Min.	Typ. ^[2]	Max.	Unit
V_{DR}	V_{CC} for Data Retention			2.0			V
I_{CCDR}	Data Retention Current	L	$V_{CC} = 3.0\text{V}$, $\overline{CE} \geq V_{CC} - 0.3\text{V}$, $V_{IN} \geq V_{CC} - 0.3\text{V}$, or $V_{IN} \leq 0.3\text{V}$		2	50	μA
		LL			0.1	5	μA
		LL Ind'l			0.1	10	μA
$t_{CDR}^{[3]}$	Chip Deselect to Data Retention Time			0			ns
$t_R^{[3]}$	Operation Recovery Time			t_{RC}			ns

Data Retention Waveform




Note:

4. No input may exceed $V_{CC} + 0.5\text{V}$.




Switching Characteristics Over the Operating Range^[5]

Parameter	Description	CY62256-55		CY62256-70		Unit
		Min.	Max.	Min.	Max.	
Read Cycle						
t_{RC}	Read Cycle Time	55		70		ns
t_{AA}	Address to Data Valid		55		70	ns
t_{OHA}	Data Hold from Address Change	5		5		ns
t_{ACE}	\overline{CE} LOW to Data Valid		55		70	ns
t_{DOE}	\overline{OE} LOW to Data Valid		25		35	ns
t_{LZOE}	\overline{OE} LOW to Low-Z ^[6]	5		5		ns
t_{HZOE}	\overline{OE} HIGH to High-Z ^[6, 7]		20		25	ns
t_{LZCE}	\overline{CE} LOW to Low-Z ^[6]	5		5		ns
t_{HZCE}	\overline{CE} HIGH to High-Z ^[6, 7]		20		25	ns
t_{PU}	\overline{CE} LOW to Power-up	0		0		ns
t_{PD}	\overline{CE} HIGH to Power-down		55		70	ns
Write Cycle ^[8, 9]						
t_{WC}	Write Cycle Time	55		70		ns
t_{SCE}	\overline{CE} LOW to Write End	45		60		ns
t_{AW}	Address Set-up to Write End	45		60		ns
t_{HA}	Address Hold from Write End	0		0		ns
t_{SA}	Address Set-up to Write Start	0		0		ns
t_{PWE}	\overline{WE} Pulse Width	40		50		ns
t_{SD}	Data Set-up to Write End	25		30		ns
t_{HD}	Data Hold from Write End	0		0		ns
t_{HZWE}	\overline{WE} LOW to High-Z ^[6, 7]		20		25	ns
t_{LZWE}	\overline{WE} HIGH to Low-Z ^[6]	5		5		ns

Switching Waveforms
Read Cycle No. 1^[10,11]

Notes:


5. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{OL}/I_{OH} and 100-pF load capacitance.
6. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZOE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZWE} for any given device.
7. t_{HZOE} , t_{HZCE} , and t_{HZWE} are specified with $C_L = 5 \text{ pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \text{ mV}$ from steady-state voltage.
8. The internal Write time of the memory is defined by the overlap of \overline{CE} LOW and \overline{WE} LOW. Both signals must be LOW to initiate a Write and either signal can terminate a Write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the Write.
9. The minimum Write cycle time for Write cycle #3 (WE controlled, OE LOW) is the sum of t_{HZWE} and t_{SD} .
10. Device is continuously selected. OE , $CE = V_{IL}$.
11. WE is HIGH for Read cycle.

Switching Waveforms (continued)

Read Cycle No. 2 [11,12]

Write Cycle No. 1 (\overline{WE} Controlled) [8,13,14]

Write Cycle No. 2 (\overline{CE} Controlled) [8,13,14]

Notes:








12. Address valid prior to or coincident with \overline{CE} transition LOW.
13. Data I/O is high impedance if $\overline{OE} = V_{IH}$.
14. If \overline{CE} goes HIGH simultaneously with \overline{WE} HIGH, the output remains in a high-impedance state.




Switching Waveforms (continued)

Write Cycle No. 3 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) [9,14]

Note:

15. During this period, the I/Os are in output state and input signals should not be applied.

Typical DC and AC Characteristics





Typical DC and AC Characteristics (continued)

Truth Table

CE	WE	OE	Inputs/Outputs	Mode	Power
H	X	X	High-Z	Deselect/Power-down	Standby (I_{SB})
L	H	L	Data Out	Read	Active (I_{CC})
L	L	X	Data In	Write	Active (I_{CC})
L	H	H	High-Z	Deselect, Output Disabled	Active (I_{CC})


Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
55	CY62256LL-55SNI	SN28	28-lead (300-Mil Narrow Body) Thin Small Outline Package	Industrial
	CY62256LL-55ZI	Z28	28-lead Thin Small Outline Package	
70	CY62256-70SNC	SN28	28-lead (300-Mil Narrow Body) Thin Small Outline Package	Commercial
	CY62256L-70SNC			
	CY62256LL-70SNC			
	CY62256L-70SNI			Industrial
	CY62256LL-70SNI			
70	CY62256LL-70ZC	Z28	28-lead Thin Small Outline Package	Commerical
	CY62256LL-70ZI	Z28		Industrial
70	CY62256-70PC	P15	28-lead (600-Mil) Molded DIP	Commercial
	CY62256L-70PC	P15		
	CY62256LL-70PC	P15		
70	CY62256LL-70ZRI	ZR28	28-lead Reverse Thin Small Outline Package	Industrial


Package Diagrams
28-lead (600-mil) Molded DIP P15

28-lead (300-mil) SNC (Narrow Body) SN28


Package Diagrams (continued)
28-lead Thin Small Outline Package Type 1 (8 x 13.4 mm) Z28

NOTE: ORIENTATION I.D. MAY BE LOCATED EITHER
AS SHOWN IN OPTION 1 OR OPTION 2


28-lead Reverse Type 1 Thin Small Outline Package (8 x 13.4 mm) ZR28

NOTE: ORIENTATION I.D. MAY BE LOCATED EITHER
AS SHOWN IN OPTION 1 OR OPTION 2



All product and company names mentioned in this document are the trademarks of their respective holders.



CY62256

Document Title: CY62256 32K x 8 Static RAM
Document Number: 38-05248

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	113454	03/06/02	MGN	Change from Spec number: 38-00455 to 38-05248 Remove obsolete parts from ordering info, standardize format
*A	115227	05/23/02	GBI	Changed SN Package Diagram