# Freescale Semiconductor

Technical Data

**RF Power Field Effect Transistors** 

# N-Channel Enhancement-Mode Lateral MOSFETs

Designed for N-CDMA base station applications with frequencies from 1930 to 1990 MHz. Suitable for TDMA, CDMA and multicarrier amplifier applications. To be used in Class AB for PCN-PCS/cellular radio and WLL applications.

Typical 2-Carrier N-CDMA Performance: V<sub>DD</sub> = 28 Volts, I<sub>DQ</sub> = 950 mA, P<sub>out</sub> = 22 Watts Avg., f = 1987 MHz, IS-95 CDMA (Pilot, Sync, Paging, Traffic Codes 8 Through 13) Channel Bandwidth = 1.2288 MHz. PAR = 9.8 dB @ 0.01% Probability on CCDF.

Power Gain — 14.5 dB Drain Efficiency — 25.5% IM3 @ 2.5 MHz Offset — -37 dBc in 1.2288 MHz Bandwidth ACPR @ 885 kHz Offset — -51 dBc in 30 kHz Bandwidth

 Capable of Handling 5:1 VSWR, @ 28 Vdc, 1960 MHz, 100 Watts CW Output Power

#### **Features**


- Characterized with Series Equivalent Large-Signal Impedance Parameters
- · Internally Matched for Ease of Use
- Qualified Up to a Maximum of 32 V<sub>DD</sub> Operation
- Integrated ESD Protection
- N Suffix Indicates Lead-Free Terminations
- Designed for Lower Memory Effects and Wide Instantaneous Bandwidth Applications
- 225°C Capable Plastic Package
- RoHS Compliant
- In Tape and Reel. R1 Suffix = 500 Units per 44 mm, 13 inch Reel.

Document Number: MRF6S19100N Rev. 2, 12/2008

**√RoHS** 

# MRF6S19100NR1 MRF6S19100NBR1

1930-1990 MHz, 22 W AVG., 28 V 2 x N-CDMA LATERAL N-CHANNEL RF POWER MOSFETs



## **Table 1. Maximum Ratings**

Rating	Symbol	Value	Unit
Drain-Source Voltage	V <sub>DSS</sub>	-0.5, +68	Vdc
Gate-Source Voltage	V <sub>GS</sub>	-0.5, +12	Vdc
Storage Temperature Range	T <sub>stg</sub>	- 65 to +150	°C
Case Operating Temperature	T <sub>C</sub>	150	°C
Operating Junction Temperature (1,2)	TJ	225	°C

## **Table 2. Thermal Characteristics**

Characteristic	Symbol	Value <sup>(2,3)</sup>	Unit
Thermal Resistance, Junction to Case	$R_{ heta JC}$		°C/W
Case Temperature 80°C, 100 W CW		0.61	
Case Temperature 75°C, 23 W CW		0.65	

- 1. Continuous use at maximum temperature will affect MTTF.
- MTTF calculator available at <a href="http://www.freescale.com/rf">http://www.freescale.com/rf</a>. Select Software & Tools/Development Tools/Calculators to access MTTF calculators by product.
- 3. Refer to AN1955, *Thermal Measurement Methodology of RF Power Amplifiers*. Go to <a href="http://www.freescale.com/rf">http://www.freescale.com/rf</a>. Select Documentation/Application Notes AN1955.



## **Table 3. ESD Protection Characteristics**

Test Methodology	Class
Human Body Model (per JESD22-A114)	1B (Minimum)
Machine Model (per EIA/JESD22-A115)	A (Minimum)
Charge Device Model (per JESD22-C101)	IV (Minimum)

# **Table 4. Moisture Sensitivity Level**

Test Methodology	Rating	Package Peak Temperature	Unit
Per JESD 22-A113, IPC/JEDEC J-STD-020	3	260	°C

# **Table 5. Electrical Characteristics** ( $T_C = 25^{\circ}C$ unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Off Characteristics					
Zero Gate Voltage Drain Leakage Current $(V_{DS} = 68 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$	I <sub>DSS</sub>	_	_	10	μAdc
Zero Gate Voltage Drain Leakage Current (V <sub>DS</sub> = 28 Vdc, V <sub>GS</sub> = 0 Vdc)	I <sub>DSS</sub>	_	_	1	μAdc
Gate-Source Leakage Current (V <sub>GS</sub> = 5 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	_	_	1	μAdc
On Characteristics	•			•	•
Gate Threshold Voltage ( $V_{DS}$ = 10 Vdc, $I_D$ = 330 $\mu$ Adc)	V <sub>GS(th)</sub>	1	2	3	Vdc
Gate Quiescent Voltage (V <sub>DD</sub> = 28 Vdc, I <sub>D</sub> = 950 mAdc, Measured in Functional Test)	V <sub>GS(Q)</sub>	2	2.8	4	Vdc
Drain-Source On-Voltage (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 3.3 Adc)	V <sub>DS(on)</sub>	_	0.24	_	Vdc
Dynamic Characteristics (1)		•	•	•	•
Reverse Transfer Capacitance $(V_{DS} = 28 \text{ Vdc} \pm 30 \text{ mV(rms)ac} @ 1 \text{ MHz}, V_{GS} = 0 \text{ Vdc})$	C <sub>rss</sub>	_	1.5	_	pF

Functional Tests (In Freescale Test Fixture, 50 ohm system)  $V_{DD}$  = 28 Vdc,  $I_{DQ}$  = 950 mA,  $P_{out}$  = 22 W Avg., f = 1987 MHz, 2-Carrier N-CDMA, 1.2288 MHz Channel Bandwidth Carriers. ACPR measured in 30 kHz Channel Bandwidth @  $\pm$ 885 kHz Offset. IM3 measured in 1.2288 MHz Channel Bandwidth @  $\pm$ 2.5 MHz Offset. PAR = 9.8 dB @ 0.01% Probability on CCDF.

Power Gain	G <sub>ps</sub>	13	14.5	16	dB
Drain Efficiency	$\eta_{D}$	24	25.5	36	%
Intermodulation Distortion	IM3	-47	-37	-35	dBc
Adjacent Channel Power Ratio	ACPR	-60	-51	-48	dBc
Input Return Loss	IRL	_	-12	-10	dB

<sup>1.</sup> Part is internally matched both on input and output.




Figure 1. MRF6S19100NR1(NBR1) Test Circuit Schematic

Table 6. MRF6S19100NR1(NBR1) Test Circuit Component Designations and Values

Part	Description	Part Number	Manufacturer	
C1	10 μF, 35 V Tantalum Capacitor	T491D106K035AT	Kemet	
C2	100 nF Chip Capacitor	C12065C104KAT	ATC	
C3, C7	5.1 pF Chip Capacitors	ATC100B5R1BT500XT	ATC	
C4, C8, C9	9.1 pF Chip Capacitors	ATC100B9R1BT500XT	ATC	
C5, C6, C10, C11	10 μF, 50 V Chip Capacitors	GRM55DR61H106KA88L	Murata	
R1	1 kΩ, 1/4 W Chip Resistor	CRCW12061001FKEA	Vishay	
R2	10 kΩ, 1/4 W Chip Resistor	CRCW12061002FKEA	Vishay	
R3	10 Ω, 1/4 W Chip Resistor	CRCW120610R0FKEA	Vishay	




Figure 2. MRF6S19100NR1(NBR1) Test Circuit Component Layout

## **TYPICAL CHARACTERISTICS**




Figure 3. 2-Carrier N-CDMA Broadband Performance @ Pout = 22 Watts Avg.




Figure 4. 2-Carrier N-CDMA Broadband Performance @ Pout = 40 Watts Avg.




Figure 5. Two-Tone Power Gain versus
Output Power




Figure 6. Third Order Intermodulation Distortion versus Output Power

## **TYPICAL CHARACTERISTICS**




Figure 7. Intermodulation Distortion Products versus Tone Spacing




Figure 8. Pulsed CW Output Power versus Input Power




Figure 9. 2-Carrier N-CDMA ACPR, IM3, Power Gain and Drain Efficiency versus Output Power




Figure 10. Power Gain and Drain Efficiency versus CW Output Power





Figure 11. Power Gain versus Output Power

## **TYPICAL CHARACTERISTICS**



This above graph displays calculated MTTF in hours when the device is operated at  $V_{DD}$  = 28 Vdc,  $P_{out}$  = 22 W Avg., and  $\eta_D$  = 25.5%.

MTTF calculator available at http://www.freescale.com/rf. Select Software & Tools/Development Tools/Calculators to access MTTF calculators by product.

Figure 12. MTTF Factor versus Junction Temperature

# **N-CDMA TEST SIGNAL**




Figure 13. 2-Carrier CCDF N-CDMA





Figure 14. 2-Carrier N-CDMA Spectrum



 $V_{DD}$  = 28 Vdc,  $I_{DQ}$  = 950 mA,  $P_{out}$  = 22 W Avg.

f MHz	$\mathbf{Z_{source}}_{\Omega}$	$oldsymbol{Z_{load}}{\Omega}$
1930	2.51 - j4.80	1.74 - j3.11
1960	2.31 - j4.54	1.67 - j2.85
1990	2.12 - j4.20	1.63 - j2.55

 $Z_{source}$  = Test circuit impedance as measured from gate to ground.

 $Z_{load} \quad = \quad \text{Test circuit impedance as measured} \\ \quad \text{from drain to ground.}$ 






Figure 15. Series Equivalent Source and Load Impedance

# **PACKAGE DIMENSIONS**



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NOT TO SCALE	
TITLE:	DOCUMENT NO	): 98ASA10577D	REV: D	
TO-270 4 LEAD, WIDE BOD	CASE NUMBER	: 1486–03	13 AUG 2007	
, LEAD, WIDE BOL	STANDARD: NO	N-JEDEC		



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NOT TO SCALE	
TITLE:	DOCUMENT NO	): 98ASA10577D	REV: D	
TO-270 4 LEAD. WIDE BOI	CASE NUMBER	R: 1486–03	13 AUG 2007	
T LETTE, WIBE BOL	STANDARD: NO	N-JEDEC		


#### NOTES:


- 1. CONTROLLING DIMENSION: INCH
- 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
- 3. DATUM PLANE -H- IS LOCATED AT THE TOP OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE TOP OF THE PARTING LINE.
- 4. DIMENSIONS "D" AND "E1" DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS .006 PER SIDE. DIMENSIONS "D" AND "E1" DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE -H-.
- 5. DIMENSIONS "b1" DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE .005 TOTAL IN EXCESS OF THE "b1" DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 6. DATUMS -A- AND -B- TO BE DETERMINED AT DATUM PLANE -H-.
- 7. DIMENSION A2 APPLIES WITHIN ZONE "J" ONLY.
- 8. HATCHING REPRESENTS THE EXPOSED AREA OF THE HEAT SLUG.

STYLE 1:
PIN 1 - DRAIN PIN 2 - DRAIN
PIN 3 - GATE PIN 4 - GATE

PIN 5 - SOURCE

	IN	 CH	MIL	 LIMETER			INCH	М	IILLIMETER	
DIM	MIN	MAX	MIN	MAX	DIM	MIN	MAX	MIN	MAX	
Α	.100	.104	2.54	2.64	F	.c	25 BSC	(	0.64 BSC	
A1	.039	.043	0.99	1.09	b1	.164	.170	4.17	7 4.32	
A2	.040	.042	1.02	1.07	c1	.007	.011	.18	.28	
D	.712	.720	18.08	18.29	е	.1	06 BSC	2	2.69 BSC	
D1	.688	.692	17.48	17.58	aaa		.004		.10	
D2	.011	.019	0.28	0.48						
D3	.600		15.24							
E	.551	.559	14	14.2						
E1	.353	.357	8.97	9.07						
E2	.132	.140	3.35	3.56						
E3	.124	.132	3.15	3.35						
E4	.270		6.86							
E5	.346	.350	8.79	8.89						
© F		ICONDUCTOR, I	INC.	MECHANICA	CAL OUTLINE PRINT VERSION NOT TO SCAL			T TO SCALE		
TITLE:		TO 07	7.0	DOCUMENT NO: 98ASA10577D REV: D				REV: D		
TO-270 CASE NUMBER: 1486-03 1:					13 AUG 2007					
4 LEAD WIDE BODY				STAN	DARD: NO	N-JEDEC		•		





© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	T TO SCALE
TITLE:	DOCUMENT NO	): 98ASA10575D	REV: E	
TO-272 4 LEAD. WIDE BOD	CASE NUMBER	2: 1484–04	31 AUG 2007	
T LEAD, WIDE BOL	STANDARD: NO	N-JEDEC		

## NOTES:

- 1. CONTROLLING DIMENSION: INCH
- 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
- 3. DATUM PLANE H IS LOCATED AT THE TOP OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE TOP OF THE PARTING LINE.
- 4. DIMENSIONS "D" AND "E1" DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS .006 PER SIDE. DIMENSIONS "D" AND "E1" DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- 5. DIMENSIONS "b1" DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE .005 TOTAL IN EXCESS OF THE "b1" DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 6. DATUM A AND B TO BE DETERMINED AT DATUM PLANE H.
- 7. DIMENSION A2 APPLIES WITHIN ZONE "J" ONLY.
- 8. HATCHING REPRESENTS EXPOSED AREA OF THE HEAT SLUG. HATCHED AREA SHOWN IS ON THE SAME PLANE.

STYLE 1:
PIN 1 - DRAIN PIN 2 - DRAIN
PIN 3 - GATE PIN 4 - GATE
PIN 5 - SOURCE

	INCH		MILLIMETER				INCH		MILLIMETER	
DIM	MIN	MAX	MIN	MAX	DIM	MIN	MAX	MIN	MAX	
A	.100	.104	2.54	2.64	b1	.164	.170	4.17	4.32	
A1	.039	.043	0.99	1.09	c1	.007	.011	.18	.28	
A2	.040	.042	1.02	1.07	r1	.063	.068	1.60	1.73	
D	.928	.932	23.57	23.67	е	.106 BSC		2	2.69 BSC	
D1	.810 BSC		20.57 BSC		e1	.239	.239 INFO ONLY		6.07 INFO ONLY	
D2	.600		15.24		aaa	.004		.10		
E	.551	.559	14	14.2						
E1	.353	.357	8.97	9.07						
E2	.270		6.86							
E3	.346	.350	8.79	8.89						
F	.025 BSC		0.64 BSC							
© F	© FREESCALE SEMICONDUCTOR, INC.  ALL RIGHTS RESERVED.  MECHANI					L OUTLINE PRINT VERSION N			T TO SCALE	
TITLE:	TITLE:						DOCUMENT NO: 98ASA10575D			
	TO-272 4 LEAD WIDE BODY					NUMBER	31 AUG 2007			
4 LEAD WIDE BODY 						STANDARD: NON-JEDEC				

# PRODUCT DOCUMENTATION

Refer to the following documents to aid your design process.

# **Application Notes**

- AN1907: Solder Reflow Attach Method for High Power RF Devices in Plastic Packages
- AN1955: Thermal Measurement Methodology of RF Power Amplifiers
- AN3263: Bolt Down Mounting Method for High Power RF Transistors and RFICs in Over-Molded Plastic Packages

# **Engineering Bulletins**

• EB212: Using Data Sheet Impedances for RF LDMOS Devices

## **REVISION HISTORY**

The following table summarizes revisions to this document.

Revision	Date	Description				
2	Dec. 2008	Modified data sheet to reflect RF Test Reduction described in Product and Process Change Notification number, PCN13232, p. 1, 2				
		Changed Storage Temperature Range in Max Ratings table from -65 to +175 to -65 to +150 for standardization across products, p. 1				
		Removed Total Device Dissipation from Max Ratings table as data was redundant (information already provided in Thermal Characteristics table), p. 1				
		Operating Junction Temperature increased from 200°C to 225°C in Maximum Ratings table and related "Continuous use at maximum temperature will affect MTTF" footnote added and changed 220°C to 225°C in Capable Plastic Package bullet, p. 1  Operating Junction Temperature increased from 200°C to 225°C in Maximum Ratings table and related "Continuous use at maximum temperature will affect MTTF" footnote added and changed 220°C to 225°C in Capable Plastic Package bullet, p. 1  Operating Junction Temperature increased from 200°C to 225°C in Maximum Ratings table and related "Continuous use at maximum temperature will affect MTTF" footnote added and changed 220°C to 225°C in Capable Plastic Package bullet, p. 1  Operating Junction Temperature increased from 200°C to 225°C in Maximum Ratings table and related "Continuous use at maximum temperature will affect MTTF" footnote added and changed 220°C to 225°C in Capable Plastic Package bullet, p. 1				
		Corrected V <sub>DS</sub> to V <sub>DD</sub> in Removed Forward Transconductance from On Characteristics table as it no longer provided usable information, p. 2				
		Removed Forward Transconductance from On Characteristics table as it no longer provided usable information, p. 2				
		Updated PCB information to show more specific material details, Figure 1 Test Circuit Schematic, p. 3				
		Updated Part Numbers in Table 6, Component Designations and Values, to RoHS compliant part numbers, p. 3				
		Removed lower voltage tests from Fig. 11, Power Gain versus Output Power, due to fixed tuned fixture limitations, p. 6				
		Replaced Fig. 12, MTTF versus Junction Temperature with updated graph. Removed Amps <sup>2</sup> and listed operating characteristics and location of MTTF calculator for device, p. 7				
		Replaced Case Outline 1486-03, Issue C, with 1486-03, Issue D, p. 9-11. Added pin numbers 1 through 4 on Sheet 1.				
		• Replaced Case Outline 1484-04, Issue D, with 1484-04, Issue E, p. 12-14. Added pin numbers 1 through 4 on Sheet 1, replacing Gate and Drain notations with Pin 1 and Pin 2 designations.				
		Added Product Documentation and Revision History, p. 15				

#### How to Reach Us:

#### **Home Page:**

www.freescale.com

#### Web Support:

http://www.freescale.com/support

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
1-800-521-6274 or +1-480-768-2130
www.freescale.com/support

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or +1-303-675-2140 Fax: +1-303-675-2150

LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or quarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale <sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2005-2006, 2008. All rights reserved.

