16

Hardware

Manue



M16C/62P Group (M16C/62P, M16C/62PT)

Hardware Manual

RENESAS 16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/60 SERIES

Before using this material, please visit our website to verify that this is the most updated document available.

Rev.2.41 Revision Date: Jan 10, 2006

RenesasTechnology www.renesas.com

Keep safety first in your circuit designs!

 Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
- 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
 - Any diversion or reexport contrary to the export control laws and regulations of Japan and/ or the country of destination is prohibited.
- 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.

How to Use This Manual


1. Introduction

This hardware manual provides detailed information on the M16C/62P Group (M16C/62P, M16C/62PT) of microcomputers.

Users are expected to have basic knowledge of electric circuits, logical circuits and microcomputers.

2. Register Diagram

The symbols, and descriptions, used for bit function in each register are shown below.



*1

Blank: Set to "0" or "1" according to the application

0: Set to "0"

1: Set to "1"

X: Nothing is assigned

*2

RW: Read and write

RO: Read only

WO: Write only

-: Nothing is assigned

*3

•Reserved bit

Reserved bit. Set to specified value.

*4

•Nothing is assigned

Nothing is assigned to the bit concerned. As the bit may be use for future functions,

set to "0" when writing to this bit.

•Do not set to this value

The operation is not guaranteed when a value is set.

•Function varies depending on mode of operation

Bit function varies depending on peripheral function mode.

Refer to respective register for each mode.

3. M16C Family Documents

The following documents were prepared for the M16C family. ⁽¹⁾

Document	Contents
Short Sheet	Hardware overview
Data Sheet	Hardware overview and electrical characteristics
Hardware Manual	Hardware specifications (pin assignments, memory maps, peripheral specifications, electrical characteristics, timing charts)
Software Manual	Detailed description of assembly instructions and microcomputer performance of each instruction
Application Note	 Application examples of peripheral functions Sample programs Introduction to the basic functions in the M16C family Programming method with Assembly and C languages
RENESAS TECHNICAL UPDATE	Preliminary report about the specification of a product, a document, etc.

NOTES:

1. Before using this material, please visit the our website to confirm that this is the most current document available.

Table of Contents

SI	FR Pa	ge F	Reference	B - 1
1.	Ove	ervie	W	1
	1.1	Арр	olications	1
	1.2	Per	formance Outline	2
	1.3	Blo	ck Diagram	5
	1.4	Pro	duct List	7
	1.5	Pin	Configuration	14
	1.6	Pin	Description	25
2.	Cer	ntral	Processing Unit (CPU)	30
	2.1	Dat	a Registers (R0, R1, R2 and R3)	30
	2.2	Add	dress Registers (A0 and A1)	31
	2.3	Fra	me Base Register (FB)	31
	2.4	Inte	errupt Table Register (INTB)	31
	2.5	Pro	gram Counter (PC)	31
	2.6	Use	er Stack Pointer (USP) and Interrupt Stack Pointer (ISP)	31
	2.7	Sta	tic Base Register (SB)	31
	2.8	Fla	g Register (FLG)	31
	2.8.	1	Carry Flag (C Flag)	31
	2.8.	2	Debug Flag (D Flag)	31
	2.8.	3	Zero Flag (Z Flag)	31
	2.8.	4	Sign Flag (S Flag)	31
	2.8.	5	Register Bank Select Flag (B Flag)	31
	2.8.	6	Overflow Flag (O Flag)	31
	2.8.	7	Interrupt Enable Flag (I Flag)	31
	2.8.	8	Stack Pointer Select Flag (U Flag)	32
	2.8.	9	Processor Interrupt Priority Level (IPL)	
	2.8.	10	Reserved Area	
3.	Mer	mory	/	33
4.	Spe	ecial	Function Register (SFR)	34
5.	Res	set		40
	5.1	Har	dware Reset 1	40
	5.1.	1	Reset on a Stable Supply Voltage	40
	5.1.	2	Power-on Reset	40

	5.2	Brown-out Detection Reset (Hardware Reset 2)	42
	5.3	Software Reset	43
	5.4	Watchdog Timer Reset	43
	5.5	Oscillation Stop Detection Reset	43
	5.6	Internal Space	44
6.	Volt	age Detection Circuit	45
	6.1	Low Voltage Detection Interrupt	49
	6.2	Limitations on Exiting Stop Mode	51
	6.3	Limitations on Exiting Wait Mode	51
	6.4	Cold Start-up / Warm Start-up Determine Function	52
7.	Pro	cessor Mode	54
	7.1	Types of Processor Mode	54
	7.2	Setting Processor Modes	55
8.	Bus		59
	8.1	Bus Mode	59
	8.1.	1 Separate Bus	59
	8.1.	2 Multiplexed Bus	59
	8.2	Bus Control	60
	8.2.	1 Address Bus	60
	8.2.	2 Data Bus	60
	8.2.	3 Chip Select Signal	60
	8.2.	4 Read and Write Signals	63
	8.2.	5 ALE Signal	63
	8.2.	6 RDY Signal	64
	8.2.	7 HOLD Signal	65
	8.2.	8 8.2.8 BCLK Output	65
	8.2.		
	8.2.	10 Software Wait	68
9.	Mer	nory Space Expansion Function	72
	9.1	1-Mbyte Mode	72
	9.2	4-Mbyte Mode	72
	9.2.		
	9.2.	2 9.2.2 Addresses 40000h to BFFFFh	72

10. Clo	ck C	Generation Circuit	82
10.1	Тур	bes of the Clock Generation Circuit	82
10.1	1.1	Main Clock	89
10.1	1.2	Sub Clock	90
10.1	1.3	On-chip Oscillator Clock	91
10.1	1.4	PLL Clock	91
10.2	СР	U Clock and Peripheral Function Clock	93
10.2	2.1	CPU Clock and BCLK	93
10.2	2.2	Peripheral Function Clock (f1, f2, f8, f32, f1SIO, f2SIO, f8SIO, f32SIO, fAD, fC32)	93
10.3	Clo	ck Output Function	93
10.4	Po	wer Control	94
10.4	4.1	Normal Operating Mode	94
10.4	4.2	Wait Mode	
10.4	4.3	Stop Mode	98
10.5	Sys	stem Clock Protection Function	102
10.6	Os	cillation Stop and Re-oscillation Detect Function	103
10.6	6.1	Operation When CM27 bit = 0 (Oscillation Stop Detection Reset)	103
10.6	6.2	Operation When CM27 bit = 0 (Oscillation Stop and Re-oscillatio Detect Interrupt)	
10.6	6.3	How to Use Oscillation Stop and Re-oscillation Detect Function	104
11. Pro	tect	ion	105
12. Inte	errup	ot	106
12.1	Тур	be of Interrupts	106
12.2	Sof	tware Interrupts	107
12.2	2.1	Undefined Instruction Interrupt	107
12.2	2.2	Overflow Interrupt	107
12.2	2.3	BRK Interrupt	107
12.2	2.4	INT Instruction Interrupt	107
12.3	На	rdware Interrupts	108
12.3	3.1	Special Interrupts	108
12.3	3.2	Peripheral Function Interrupts	108
12.4	Inte	errupts and Interrupt Vector	109
12.4	4.1	Fixed Vector Tables	109
12.4	4.2	Relocatable Vector Tables	110

12.5 In	errupt Control	111
12.5.1	I Flag	113
12.5.2	IR Bit	113
12.5.3	ILVL2 to ILVL0 Bits and IPL	113
12.5.4	Interrupt Sequence	114
12.5.5	Interrupt Response Time	115
12.5.6	Variation of IPL when Interrupt Request is Accepted	115
12.5.7	Saving Registers	116
12.5.8	Returning from an Interrupt Routine	118
12.5.9	Interrupt Priority	118
12.5.1	Interrupt Priority Level Select Circuit	119
12.6 IN	T Interrupt	120
12.7 N	MI Interrupt	121
12.8 K	ey Input Interrupt	121
12.9 A	dress Match Interrupt	122
13. Watch	dog Timer	124
	ount source protective mode	
14. DMAC		126
14.1 Ti	ansfer Cycles	132
14.1.1	Effect of Source and Destination Addresses	
14.1.2	Effect of BYTE Pin Level	132
14.1.3	Effect of Software Wait	132
14.1.4	Effect of RDY Signal	132
14.2 D	MA Transfer Cycles	134
	MA Enable	
	MA Request	
14.5 C	nannel Priority and DMA Transfer Timing	136
15. Timers	6	137
15.1 Ti	mer A	139
15.1.1	Timer Mode	144
15.1.2	Event Counter Mode	146
15.1.3	One-shot Timer Mode	151
15.1.4	Pulse Width Modulation (PWM) Mode	153

15.2 Tin	ner B	156
15.2.1	Timer Mode	159
15.2.2	Event Counter Mode	160
15.2.3	Pulse Period and Pulse Width Measurement Mode	162
16. Three-I	Phase Motor Control Timer Function	165
17. Serial I	nterface	176
17.1 UA	RTi (i=0 to 2)	176
17.1.1	Clock Synchronous Serial I/O Mode	189
17.1.2	Clock Asynchronous Serial I/O (UART) Mode	197
17.1.3	Special Mode 1 (I ² C mode)	205
17.1.4	Special Mode 2	215
17.1.5	Special Mode 3 (IE mode)	220
17.1.6	Special Mode 4 (SIM Mode) (UART2)	222
17.2 SI/	O3 and SI/O4	227
17.2.1	SI/Oi Operation Timing	231
17.2.2	CLK Polarity Selection	231
17.2.3	Functions for Setting an SOUTi Initial Value	232
18. A/D Co	nverter	233
18.1 Mo	de Description	238
18.1.1	One-Shot Mode	238
18.1.2	Repeat Mode	240
18.1.3	Single Sweep Mode	242
18.1.4	Repeat Sweep Mode 0	244
18.1.5	Repeat Sweep Mode 1	246
18.2 Fu	nction	248
18.2.1	Resolution Select Function	248
18.2.2	Sample and Hold	248
18.2.3	Extended Analog Input Pins	248
18.2.4	18.2.4 External Operation Amplifier (Op-Amp) Connection M	lode248
18.2.5	18.2.5 Current Consumption Reducing Function	249
18.2.6	Output Impedance of Sensor under A/D Conversion	249

19	. D/A	Co	nverter	251
20	. CR	CC	alculation	253
21	. Pro	grar	mmable I/O Ports	255
	21.1	Poi	rt Pi Direction Register (PDi Register, i = 0 to 13)	256
	21.2	Poi	rt Pi Register (Pi Register, i = 0 to 13)	256
	21.3		I-up Control Register 0 to Pull-up Control Register 3 UR0 to PUR3 Registers)	256
	21.4	Ροι	rt Control Register (PCR Register)	256
22	. Flas	sh N	lemory Version	270
	22.1	Me	mory Map	272
	22.1	1.1	Boot Mode	273
	22.2	Fur	nctions To Prevent Flash Memory from Rewriting	273
	22.2	2.1	ROM Code Protect Function	273
	22.2	2.2	ID Code Check Function	273
	22.3	СР	U Rewrite Mode	275
	22.3	3.1	EW0 Mode	276
	22.3	3.2	EW1 Mode	276
	22.3	3.3	Flash memory Control Register (FIDR, FMR0 and FMR1 registe	rs)276
	22.3	3.4	Precautions on CPU Rewrite Mode	284
	22.3	3.5	Software Commands	286
	22.3	3.6	Data Protect Function	291
	22.3	3.7	Status Register	291
	22.3	3.8	Full Status Check	293
	22.4	Sta	ndard Serial I/O Mode	295
	22.4	4.1	ID Code Check Function	295
	22.4	4.2	Example of Circuit Application in the Standard Serial I/O Mode	301
	22.5	Pai	rallel I/O Mode	303
	22.5	5.1	User ROM and Boot ROM Areas	303
	22.	5.2	ROM Code Protect Function	303
23	. Ele	ctric	al Characteristics	304
	23.1	Ele	ctrical Characteristics (M16C/62P)	304
	23.2	Ele	ctrical Characteristics (M16C/62PT)	346

24.	Pred	caut	ions	359
	24.1	SFF	۶	359
	24.1	.1	Register Settings	359
	24.2	Res	set	360
	24.3	Bus	;	361
	24.4	PLL	Frequency Synthesizer	362
	24.5	Pov	ver Control	363
	24.6	Pro	tect	365
	24.7	Inte	rrupt	366
	24.7	.1	Reading address 00000h	
	24.7	.2	Setting the SP	366
	24.7	.3	The NMI Interrupt	366
	24.7	.4	Changing the Interrupt Generate Factor	
	24.7	.5	INT Interrupt	367
	24.7	.6	Rewrite the Interrupt Control Register	368
	24.7	.7	Watchdog Timer Interrupt	368
	24.8	DM	AC	369
	24.8	.1	Write to DMAE Bit in DMiCON Register	369
	24.9	Tim	ers	370
	24.9	.1	Timer A	370
	24.9	.2	Timer B	372
	24.10	Ser	ial interface	373
	24.1	0.1	Clock Synchronous Serial I/O	373
	24.1	0.2	UART	374
	24.1	0.3	SI/O3, SI/O4	374
	24.11	A/D	Converter	375
	24.12	Pro	grammable I/O Ports	377
	24.13	-	ctric Characteristic Differences Between Mask ROM	378
	24.14	Mas	sk ROM	378
	24.15	Flas	sh Memory Version	379
	24.1	5.1	Functions to Inhibit Rewriting Flash Memory Rewrite	379
	24.1	5.2	Stop mode	379
	24.1	5.3	Wait mode	379
	24.1	5.4	Low power dissipation mode, on-chip oscillator low power dissipation mode	379
	24.1	5.5	Writing command and data	379

24.15.6 Program Command	
24.15.7 Lock Bit Program Command	
24.15.8 Operation speed	
24.15.9 Instructions inhibited against use	
24.15.10 Interrupts	
24.15.11 How to access	
24.15.12 Writing in the user ROM area	
24.15.13 DMA transfer	
24.15.14 Regarding Programming/Erasing Endurance and Execution	on Time381
24.16 Noise	
25. Differences Depending on Manufacturing Period	383
Appendix 1. Package Dimensions	385
Appendix 2. Difference between M16C/62P and M16C/30P	387
Register Index	390

SFR Page Reference

Address	Register	Symbol	Page	Address	Register	Symbol	Page
0000h				0040h			
0001h				0041h			
0002h				0042h			
0003h		DNA	50	0043h		INTOIO	
0004h	Processor Mode Register 0	PM0	56	0044h	INT3 Interrupt Control Register	INT3IC	112
0005h	Processor Mode Register 1	PM1	57	0045h	Timer B5 Interrupt Control Register	TB5IC	111
0006h	System Clock Control Register 0	CM0	84	0046h	Timer B4 Interrupt Control Register, UART1 BUS	TB4IC, U1BCNIC	111
0007h	System Clock Control Register 1	CM1	85	0047h	Collision Detection Interrupt Control Register Timer B3 Interrupt Control Register, UART0 BUS	TB3IC,	111
0008h	Chip Select Control Register	CSR	61	004711	Collision Detection Interrupt Control Register	U0BCNIC	
0009h 000Ah	Address Match Interrupt Enable Register Protect Register	AIER PRCR	123 105	0048h	SI/O4 Interrupt Control Register, INT5 Interrupt	S4IC,	112
000An	Data Bank Register	DBR	73		Control Register	INT5IC	
000Bh	Oscillation Stop Detection Register	CM2	86	0049h	SI/O3 Interrupt Control Register, IINT4 Interrupt	S3IC,	112
000Dh	Oscillation Stop Detection Register	CIVIZ	00		Control Register	INT4IC	
000Eh	Watchdog Timer Start Register	WDTS	125	004Ah	UART2 Bus Collision Detection Interrupt Control Register	BCNIC	111
000Eh	Watchdog Timer Control Register	WDC	53, 125	004Bh	DMA0 Interrupt Control Register	DM0IC	111
0010h	Address Match Interrupt Register 0	RMAD0	123	004Ch	DMA1 Interrupt Control Register	DM1IC	111
0010h	Address Match Interrupt Register 0	KINADO	125	004Dh	Key Input Interrupt Control Register	KUPIC	111
0012h				004Eh	A/D Conversion Interrupt Control Register	ADIC	111
0012h				004Fh	UART2 Transmit Interrupt Control Register	S2TIC	111
0013h	Address Match Interrupt Register 1	RMAD1	123	0050h	UART2 Receive Interrupt Control Register	S2RIC	111
0014n 0015h	Address Match Interrupt Register 1	NINADI	125	0051h	UART0 Transmit Interrupt Control Register	SOTIC	111
0015h				0052h	UART0 Receive Interrupt Control Register	SORIC	111
0016h			<u> </u>	0053h	UART1 Transmit Interrupt Control Register	S1TIC	111
0017h				0054h	UART1 Receive Interrupt Control Register	S1RIC	111
0018h 0019h	Voltage Detection Register 1	VCR1	46	0055h	Timer A0 Interrupt Control Register	TAOIC	111
			-	0056h	Timer A1 Interrupt Control Register	TA1IC	111
001Ah	Voltage Detection Register 2	VCR2	46	0057h	Timer A2 Interrupt Control Register	TA2IC	111
001Bh 001Ch	Chip Select Expansion Control Register	CSE	68	0058h	Timer A3 Interrupt Control Register	TA3IC	111
	PLL Control Register 0	PLC0	88	0059h	Timer A4 Interrupt Control Register	TA4IC	111
001Dh	Deserve Maria Davistan 0	DMO	07	005Ah	Timer B0 Interrupt Control Register	TB0IC	111
001Eh	Processor Mode Register 2	PM2	87	005Bh	Timer B1 Interrupt Control Register	TB1IC	111
001Fh	Low Voltage Detection Interrupt Register	D4INT	47	005Ch	Timer B2 Interrupt Control Register	TB2IC	111
0020h	DMA0 Source Pointer	SAR0	131	005Dh	INT0 Interrupt Control Register	INTOIC	112
0021h				005Eh	INT1 Interrupt Control Register	INT1IC	112
0022h				005Fh	INT2 Interrupt Control Register	INT2IC	112
0023h				0060h	····· _ ······························		
0024h	DMA0 Destination Pointer	DAR0	131	0061h			-
0025h				0062h			-
0026h				0062h			-
0027h				0064h			-
0028h	DMA0 Transfer Counter	TCR0	131	0065h			-
0029h				0066h			-
002Ah				0067h			-
002Bh				0068h			-
002Ch	DMA0 Control Register	DM0CON	130	0069h			-
002Dh				006Ah			-
002Eh				006Bh		-	+
002Fh				006Ch		-	+
0030h	DMA1 Source Pointer	SAR1	131	006Dh		-	+
0031h				006Eh		<u> </u>	+
0032h				006Fh		<u> </u>	+
0033h				006Fn	<u> </u>		+
0034h	DMA1 Destination Pointer	DAR1	131	0070h			+
0035h				0071h 0072h			+
0036h				0072h 0073h			+
0037h							
0038h	DMA1 Transfer Counter	TCR1	131	0074h			
0039h				0075h		<u>├</u> ───	+
003Ah				0076h			+
003Bh				0077h			+
003Ch	DMA1 Control Register	DM1CON	130	0078h			+
003Dh				0079h			+
003Eh	1			007Ah		ļ	+
003Fh				007Bh		ļ	+
	l	I		007Ch			
NOTES:				007Dh			
1. B	lank columns are all reserved space. No	access is allow	ved.	007Eh		I	1
				007Fh			_

0000h	Address	Register	Symbol	Page
0082h			,	Ŭ
0082h				
0083h				
0084h			1	
0085h				
0098h				
0087h Image: state of the stat				
to 01AFh Image: state of the s				
01AFh Image: state of the stat				
01B0h Image: Section of the section of th				
01B2h Image: Control Register FIDR 276 01B3h Flash Identification Register 1 FMR1 278 01B6h Flash Memory Control Register 0 FMR0 277 01B8h Address Match Interrupt Register 2 RMAD2 123 01B8h Address Match Interrupt Register 2 AIER2 123 01B8h Address Match Interrupt Register 3 RMAD3 123 01B8h Address Match Interrupt Register 3 RMAD3 123 01B0h Image: Control Register 3 RMAD3 123 01B0h Address Match Interrupt Register 3 RMAD3 123 01B0h Image: Control Register 3 RMAD3 123 01C0h Image: Control Register 3 RMAD3 123 01C25h Image: Contr				
01B3hFlash Identification RegisterFIDR27601B4hFlash Memory Control Register 1FIDR27701B6hFlash Memory Control Register 0FMR027701B7hFlash Memory Control Register 2RMAD212301B9hAddress Match Interrupt Register 2RMAD212301B6hAddress Match Interrupt Register 3RIMAD312301B6hAddress Match Interrupt Register 3RIMAD312301B6hAddress Match Interrupt Register 3RIMAD312301B6hAddress Match Interrupt Register 3RIMAD312301B6hImage: Construct Register 3RIMAD312301B6hImage: Construct Register 3RIMAD312301B6hImage: Construct Register 3RIMAD312301B6hImage: Construct Register 3RIMAD312301B7hImage: Construct Register 3RIMAD312301B6hImage: Construct Register 3RIMAD312301B7hImage: Construct Register 3Image: Construct Register 3Image: Construct Register 30250hImage: Construct Register 3Image: Construct Register 3Image: Construct Register 30250hImage: Construct Register 3Image: Construct Register 3Image: Construct Register 30250hImage: Construct Register 3Image: Construct Register 3Image: Construct Register 30250hImage: Construct Register 3Image: Construct Register 3Image: Construct Register 30250hImage: Construct Register 3 <td></td> <td></td> <td></td> <td></td>				
01B4h Flash Identification Register FIDR 276 01B5h Flash Memory Control Register 0 FMR0 277 01B6h Flash Memory Control Register 0 FMR0 277 01B8h Address Match Interrupt Register 2 RMAD2 123 01B8h Address Match Interrupt Enable Register 2 AIER2 123 01B0h Address Match Interrupt Register 3 RMAD3 123 01B0h Address Match Interrupt Register 3 RMAD3 123 01B0h Address Match Interrupt Register 3 RMAD3 123 01B0h O1C0h 01B0h O1C0h 0250h 0251h 0252h 0253h 0255h 0255h 0255				
0185h Flash Memory Control Register 1 FMR1 278 0186h			5155	070
0186h - 123 - 123 - 123 - 123 - 123 - 123 - 123 - 123 - 123 - 123 - 123 - 123 - 123 - 123 </td <td></td> <td></td> <td></td> <td>-</td>				-
01B7h Flash Memory Control Register 0 FMR0 277 01B8h Address Match Interrupt Register 2 RMAD2 123 01B8h Address Match Interrupt Enable Register 2 AIER2 123 01B8h Address Match Interrupt Enable Register 3 RMAD3 123 01BCh Address Match Interrupt Register 3 RMAD3 123 01BEh 01BFh 01BFh 01BFh 01BFh <t< td=""><td></td><td>Flash Memory Control Register 1</td><td>FMR1</td><td>278</td></t<>		Flash Memory Control Register 1	FMR1	278
01B8h 01B8h Address Match Interrupt Register 2 RMAD2 123 01B9h 01B8h Address Match Interrupt Enable Register 2 AIER2 123 01BCh Address Match Interrupt Register 3 RMAD3 123 01BDh O Image: Comparison of the comparison				
01B9h 01BAh Address Match Interrupt Enable Register 2 AIER2 123 01BCh Address Match Interrupt Register 3 RMAD3 123 01BDh Address Match Interrupt Register 3 RMAD3 123 01BCh Address Match Interrupt Register 3 RMAD3 123 01BFh 01BFh 01BCh 01BFh 01C0h 0257h 0253h				
01BAh Address Match Interrupt Enable Register 2 AIER2 123 01BCh Address Match Interrupt Register 3 RMAD3 123 01BDh Image: Comparison of the system of th		Address Match Interrupt Register 2	RMAD2	123
01BBh Address Match Interrupt Enable Register 2 AIER2 123 01BCh Address Match Interrupt Register 3 RMAD3 123 01BDh 01BEh 01BFh 01C0h 02AFh 0250h 0253h 0254h <				
01BCh Address Match Interrupt Register 3 RMAD3 123 01BDh				
01BDh				
01BEh 01C0h 01C0h 02AFh 0250h 0251h 0253h 0253h 0255h 0256h 0257h 0258h 0258h 0258h	01BCh	Address Match Interrupt Register 3	RMAD3	123
01BFh 01C0h 02AFh 0250h 0251h 0253h 0253h 0253h 0255h 0257h 0258h 0258h 0258h 0258h 0258h 025Ch 025Ch 025Ch 025Ch 025Ch 0260h 0260h 0262h 0263h 0264h 0266h	01BDh			Γ
01C0h	01BEh			
01C0h				1
02AFh Image: Constant of the second of the sec	01C0h			
02AFh Image: Constant of the second of the sec				
0250h				
0251h				
0252h				
0253h				
0254h				
0255h				
0256h				
0257h				
0258h				
0259h				
025Ah				
025Bh				
025Ch 025Dh 0 025Eh Peripheral Clock Select Register PCLKR 87 025Fh 025Fh 025Fh 025Fh 0260h 0261h 0262h 0 0262h 0 0262h 0263h 0 0263h 0 0263h 0 0263h 0 0263h 0 0263h 0 0 0263h 0 0 0263h 0				
025Dh Peripheral Clock Select Register PCLKR 87 025Fh PC260h PCLKR 87 0260h PC261h PCLKR 87 0262h PC262h PCLKR 87 0263h PCLKR 87 96 0262h PCLKR 10 10 0263h PCLKR 10 10 0263h PCLKR PCLKR 10 0263h PCLKR PCLKR 10 0263h PCLKR PCLKR 10 0266h PCLKR PCLKR 10 0266h PCLKR PCLKR 10 0266h PCLKR PCLKR 10 0268h PCLKR PCLKR 10 0335h PCLKR PCLKR				
025Eh Peripheral Clock Select Register PCLKR 87 025Fh				
025Fh				
0260h 0261h 0262h		Peripheral Clock Select Register	PCLKR	87
0261h 0262h 0263h 0264h 0265h 0266h 0267h 0268h 0268h 0268h 0268h 0268h 0268h 0268h 0326h 0336h 0336h 0338h				
0262h 0263h 0264h 0265h 0266h 0267h 0268h 0268h 0268h 0268h 0268h 0268h 0268h 0268h 0268h 0335h 0336h 0337h 0338h 0338h 0338h 0332h 0338h 0338h 0332h 0332h	0260h			
0263h	0261h			
0264h 0265h 0266h 0267h 0268h 0269h 0269h 0263h 0335h 0336h 0338h 0332h	0262h			
0264h 0265h 0266h 0267h 0268h 0269h 0269h 0263h 0335h 0336h 0338h 0332h	0263h			1
0266h 0267h 0268h 026Ah to 0336h 0337h 0338h	0264h			
0266h 0267h 0268h 026Ah to 0336h 0337h 0338h				
0267h 0268h 0269h 026Ah to 0335h 0336h 0337h 0338h 0338h 0338h 0338h 0338h 0338h 0332h 0338h 0338h 0332h				
0268h 026Ah 026Ah 0335h 0336h 0338h 0338h 0338h 0338h 0338h 033Ah 033Ch 033Eh			1	1
0269h 026Ah to 0335h 0336h 0337h 0338h 0339h 033Ah 033Bh 033Bh <tr< td=""><td></td><td></td><td></td><td></td></tr<>				
026Ah			-	-
to 0335h 0336h 0336h 0338h 0338h 0338h 0339h 0338h 0338h 0338h 0338h 0 0338h 0 0338h 0 0338h 0 0 0338h 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0				
0335h 0336h 0337h 0338h 0338h 033Ah 033Bh 033Ch 033Eh				
0336h 0337h 0338h 0339h 033Ah 033Bh 033Bh 033Bh 033Bh 033Bh 033Ch 033Eh				
0337h 0338h 0339h 033Ah 033Bh 033Bh 033Bh 033Bh 033Bh 033Bh 033Ch 033Eh				
0338h 0339h 033Ah 033Bh 033Ch 033Dh 033Eh				<u> </u>
0339h				
033Ah 033Bh 033Ch 033Ch 033Bh 0033Bh 0038Bh				
033Bh 0000000000000000000000000000000000				
033Ch 033Dh 033Eh 033Eh				
033Dh 033Eh 0				
033Eh	033Ch			
	033Dh			Γ
033Fh	033Eh			
	033Fh			1

	-		-
Address	Register	Symbol	Page
0340h	Timer B3, 4, 5 Count Start Flag	TBSR	158
0341h			
0342h	Timer A1-1 Register	TA11	169
0343h		The	400
0344h	Timer A2-1 Register	TA21	169
0345h			
0346h	Timer A4-1 Register	TA41	169
0347h			
0348h	Three-Phase PWM Control Register 0	INVC0	167
0349h	Three-Phase PWM Control Register 1	INVC1	168
034Ah	Three-Phase Output Buffer Register 0	IDB0	170
034Bh	Three-Phase Output Buffer Register 1	IDB1	170
034Ch	Dead Time Timer	DTT	171
034Dh	Timer B2 Interrupt Occurrence Frequency Set Counter	ICTB2	169
034Eh			L
034Fh			
0350h	Timer B3 Register	TB3	157
0351h			1
0352h	Timer B4 Register	TB4	157
0353h			
0354h	Timer B5 Register	TB5	157
0355h			
0356h			
0357h			
0358h			
0359h			
035Ah			
035Bh	Timer B3 Mode Register	TB3MR	157
035Ch	Timer B4 Mode Register	TB4MR	157
035Dh	Timer B5 Mode Register	TB5MR	157
035Eh	Interrupt Factor Select Register 2	IFSR2A	120
035Fh	Interrupt Factor Select Register	IFSR	120
0360h	SI/O3 Transmit/Receive Register	S3TRR	229
0361h			
0362h	SI/O3 Control Register	S3C	228
0363h	SI/O3 Bit Rate Generator	S3BRG	229
0364h	SI/O4 Transmit/Receive Register	S4TRR	229
0365h			1
0366h	SI/O4 Control Register	S4C	228
0367h	SI/O4 Bit Rate Generator	S4BRG	229
0368h			1
0369h			1
036Ah			1
036Bh			1
036Ch	UART0 Special Mode Register 4	U0SMR4	188
036Dh	UART0 Special Mode Register 3	U0SMR3	187
036Eh	UART0 Special Mode Register 2	U0SMR2	187
036Fh	UART0 Special Mode Register	U0SMR	186
0370h	UART1 Special Mode Register 4	U1SMR4	188
0371h	UART1 Special Mode Register 3	U1SMR3	187
0372h	UART1 Special Mode Register 2	U1SMR2	187
0373h	UART1 Special Mode Register	U1SMR	186
0374h	UART2 Special Mode Register 4	U2SMR4	188
0375h	UART2 Special Mode Register 3	U2SMR3	187
0376h	UART2 Special Mode Register 2	U2SMR2	187
0377h	UART2 Special Mode Register	U2SMR	186
0378h	UART2 Transmit/Receive Mode Register	U2MR	183
	UART2 Bit Rate Generator	U2BRG	182
0379h	UART2 Transmit Buffer Register	U2TB	181
0379h 037Ah			1
037Ah	5		
037Ah 037Bh	-	11200	184
037Ah 037Bh 037Ch	UART2 Transmit/Receive Control Register 0	U2C0	184
037Ah 037Bh	-	U2C0 U2C1 U2RB	184 185 181

NOTES: 1. Blank columns are all reserved space. No access is allowed.

Address	Register	Symbol	Page
0380h	Count Start Flag	TABSR	141, 158
0381h	Clock Prescaler Reset Fag	CPSRF	143, 158
0382h	One-Shot Start Flag	ONSF	142
0383h	Trigger Select Register	TRGSR	142
0384h	Up-Down Flag	UDF	141
0385h		-	
0386h	Timer A0 Register	TA0	140
0387h			
0388h	Timer A1 Register	TA1	140
0389h	Think The Register		
038Ah	Timer A2 Register	TA2	140
038Bh			
038Ch	Timer A3 Register	TA3	140
038Dh			
038Eh	Timer A4 Register	TA4	140
038Fh		17.4	140
0390h	Timer B0 Register	TB0	157
0391h	Timer Do Register	100	157
0392h	Timer B1 Register	TB1	157
0392h 0393h		101	157
0393h 0394h	Timer B2 Register	TB2	157
03941 0395h		102	157
0395h 0396h	Timer A0 Mode Register	TA0MR	140
0396h 0397h	Timer A0 Mode Register	TAUMR	140
0397h 0398h	Timer A1 Mode Register	TA1MR TA2MR	140
0398h 0399h			
	Timer A3 Mode Register Timer A4 Mode Register	TA3MR	140
039Ah 039Bh	Timer B0 Mode Register	TA4MR TB0MR	140 157
	3	TB0MR TB1MR	
039Ch	Timer B1 Mode Register		157
039Dh	Timer B2 Mode Register	TB2MR	157
039Eh	Timer B2 Special Mode Register	TB2SC	170
039Fh	LIADTO Transmit/Descrive Marks Descriptor	LIGNE	400
03A0h	UART0 Transmit/Receive Mode Register	U0MR	183
03A1h	UARTO Bit Rate Generator	U0BRG	182
03A2h	UART0 Transmit Buffer Register	U0TB	181
03A3h		11000	101
03A4h	UART0 Transmit/Receive Control Register 0	U0C0	184
03A5h	UART0 Transmit/Receive Control Register 1	U0C1	185
03A6h	UART0 Receive Buffer Register	U0RB	181
03A7h			
03A8h	UART1 Transmit/Receive Mode Register	U1MR	183
03A9h	UART1 Bit Rate Generator	U1BRG	182
03AAh	UART1 Transmit Buffer Register	U1TB	181
03ABh			
03ACh	UART1 Transmit/Receive Control Register 0	U1C0	184
03ADh	UART1 Transmit/Receive Control Register 1	U1C1	185
03AEh	UART1 Receive Buffer Register	U1RB	181
03AFh		110001	- 100
03B0h	UART Transmit/Receive Control Register 2	UCON	186
03B1h			
03B2h			
03B3h			
03B4h			
03B5h			\vdash
03B6h			
03B7h			
03B8h	DMA0 Request Factor Select Register	DM0SL	128
03B9h			
03BAh	DMA1 Request Factor Select Register	DM1SL	129
03BBh			
03BCh	CRC Data Register	CRCD	253
03BDh			
03BEh	CRC Input Register	CRCIN	253
03BFh			

Address	Register	Symbol	Page
03C0h	A/D Register 0	AD0	237
03C1h			
03C2h	A/D Register 1	AD1	237
03C3h			
03C4h	A/D Register 2	AD2	237
03C5h			
03C6h	A/D Register 3	AD3	237
03C7h			
03C8h	A/D Register 4	AD4	237
03C9h			
03CAh	A/D Register 5	AD5	237
03CBh			
03CCh	A/D Register 6	AD6	237
03CDh			
03CEh	A/D Register 7	AD7	237
03CFh	_		
03D0h			
03D1h			
03D2h			
03D3h			
03D3h 03D4h	A/D Control Register 2	ADCON2	236
03D4n 03D5h		ADCONZ	200
	A/D Control Register 0		005
03D6h	A/D Control Register 0	ADCON0	235
03D7h	A/D Control Register 1	ADCON1	235
03D8h	D/A Register 0	DA0	252
03D9h			
03DAh	D/A Register 1	DA1	252
03DBh			
03DCh	D/A Control Register	DACON	252
03DDh			
03DEh	Port P14 Control Register	PC14	264
03DFh	Pull-Up Control Register 3	PUR3	264
03E0h	Port P0 Register	P0	263
03E1h	Port P1 Register	P1	263
03E2h	Port P0 Direction Register	PD0	262
03E3h	Port P1 Direction Register	PD1	262
03E4h	Port P2 Register	P2	263
03E5h	Port P3 Register	P3	263
03E6h	Port P2 Direction Register	PD2	262
			-
03E7h	Port P3 Direction Register	PD3	262
03E8h	Port P4 Register	P4	263
03E9h	Port P5 Register	P5	263
03EAh	Port P4 Direction Register	PD4	262
03EBh	Port P5 Direction Register	PD5	262
03ECh	Port P6 Register	P6	263
03EDh	Port P7 Register	P7	263
03EEh	Port P6 Direction Register	PD6	262
03EFh	Port P7 Direction Register	PD7	262
03F0h	Port P8 Register	P8	263
03F1h	Port P9 Register	P9	263
03F2h	Port P8 Direction Register	PD8	262
03F3h	Port P9 Direction Register	PD9	262
03F4h	Port P10 Register	P10	263
03F5h	Port P11 Register	P11	263
03F6h	Port P10 Direction Register	PD10	262
03F01	Port P11 Direction Register	PD10 PD11	262
			-
03F8h	Port P12 Register	P12	263
03F9h	Port P13 Register	P13	263
03FAh	Port P12 Direction Register	PD12	262
03FBh	Port P13 Direction Register	PD13	262
03FCh	Pull-Up Control Register 0	PUR0	265
03FDh	Pull-Up Control Register 1	PUR1	265
03FEh	Pull-Up Control Register 2	PUR2	266
03FFh	Port Control Register	PCR	266

NOTES: 1. Blank columns are all reserved space. No access is allowed.

RENESAS

M16C/62P Group (M16C/62P, M16C/62PT) SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

1. Overview

The M16C/62P Group (M16C/62P, M16C/62PT) of single-chip microcomputers are built using the high performance silicon gate CMOS process using a M16C/60 Series CPU core and are packaged in a 80-pin, 100-pin and 128-pin plastic molded QFP. These single-chip microcomputers operate using sophisticated instructions featuring a high level of instruction efficiency. With 1M bytes of address space, they are capable of executing instructions at high speed. In addition, this microcomputer contains a multiplier and DMAC which combined with fast instruction processing capability, makes it suitable for control of various OA, communication, and industrial equipment which requires high-speed arithmetic/logic operations.

1.1 Applications

Audio, cameras, television, home appliance, office/communications/portable/industrial equipment, automobile, etc.

Specifications written in this manual are believed to be accurate, but are not guaranteed to be entirely free of error. Specifications in this manual may be changed for functional or performance improvements. Please make sure your manual is the latest edition.

1.2 Performance Outline

Table 1.1 to 1.3 list Performance Outline of M16C/62P Group (M16C/62P, M16C/62PT)(128-pin version).

Table 1.1	Performance Outline of M16C/62P Group (M16C/62P, M16C/62PT)(128-pin version)
-----------	--

	Item	Performance		
		M16C/62P		
CPU	Number of Basic Instructions	91 instructions		
	Minimum Instruction Execution	41.7ns(f(BCLK)=24MHz, VCC1=3.3 to 5.5V)		
	Time	100ns(f(BCLK)=10MHz, VCC1=2.7 to 5.5V)		
	Operating Mode	Single-chip, memory expansion and microprocessor mode		
	Address Space	1 Mbyte (Available to 4 Mbytes by memory space expansion		
		function)		
	Memory Capacity	See Table 1.4 to 1.5 Product List		
Peripheral	Port	Input/Output : 113 pins, Input : 1 pin		
Function	Multifunction Timer	Timer A : 16 bits x 5 channels,		
		Timer B : 16 bits x 6 channels,		
		Three phase motor control circuit		
	Serial Interface	3 channels		
		Clock synchronous, UART, I ² C bus ⁽¹⁾ , IEBus ⁽²⁾		
		2 channels		
		Clock synchronous		
	A/D Converter	10-bit A/D converter: 1 circuit, 26 channels		
	D/A Converter	8 bits x 2 channels		
	DMAC	2 channels		
	CRC Calculation Circuit	CCITT-CRC		
	Watchdog Timer	15 bits x 1 channel (with prescaler)		
	Interrupt	Internal: 29 sources, External: 8 sources, Software: 4 sources, Priority level: 7 levels		
	Clock Generation Circuit	4 circuits		
		Main clock generation circuit (*),		
		Subclock generation circuit (*),		
		On-chip oscillator, PLL synthesizer		
		(*)Equipped with a built-in feedback resistor.		
	Oscillation Stop Detection	Stop detection of main clock oscillation, re-oscillation detection		
	Function	function		
	Voltage Detection Circuit	Available (option ⁽⁴⁾)		
Electric Characteristics	Supply Voltage	VCC1=3.0 to 5.5 V, VCC2=2.7V to VCC1 (f(BCLK=24MHz) VCC1=2.7 to 5.5 V, VCC2=2.7V to VCC1 (f(BCLK=10MHz)		
	Power Consumption	14 mA (VCC1=VCC2=5V, f(BCLK)=24MHz)		
		8 mA (VCC1=VCC2=3V, f(BCLK)=10MHz)		
		1.8μA (VCC1=VCC2=3V, f(XCIN)=32kHz, wait mode)		
		0.7µA (VCC1=VCC2=3V, stop mode)		
Flash memory	Program/Erase Supply Voltage	3.3±0.3 V or 5.0±0.5 V		
version	Program and Erase Endurance	100 times (all area)		
		or 1,000 times (user ROM area without block A and block 1)		
<u> </u>		/ 10,000 times (block A, block 1) ⁽³⁾		
Operating Ambie	ent remperature	-20 to 85°C,		
		-40 to 85°C ⁽³⁾		
Package		128-pin plastic mold LQFP		

NOTES:

- 1. I²C bus is a registered trademark of Koninklijke Philips Electronics N. V.
- 2. IEBus is a registered trademark of NEC Electronics Corporation.
- 3. See **Table 1.8 Product Code** for the program and erase endurance, and operating ambient temperature. In addition 1,000 times/10,000 times are under development as of Jul., 2005. Please inquire about a release schedule.
- 4. All options are on request basis.

	Item	Performance				
		M16C/62P	M16C/62PT ⁽⁴⁾			
CPU	Number of Basic Instructions	91 instructions				
	Minimum Instruction Execution Time	41.7ns(f(BCLK)=24MHz, VCC1=3.3 to 5.5V) 100ns(f(BCLK)=10MHz, VCC1=2.7 to 5.5V)	41.7ns(f(BCLK)=24MHz, VCC1=4.0 to 5.5V)			
	Operating Mode	Single-chip, memory expansion and microprocessor mode	Single-chip			
	Address Space	1 Mbyte (Available to 4 Mbytes by memory space expansion function)	1 Mbyte			
	Memory Capacity	See Table 1.4 to 1.7 Product Lis	st			
Peripheral	Port	Input/Output : 87 pins, Input : 1 pin				
Function			D 40 bits of 0 shares als			
Tunction	Multifunction Timer	Timer A : 16 bits x 5 channels, Timer B : 16 bits x 6 channels, Three phase motor control circuit 3 channels Clock synchronous, UART, I ² C bus ⁽¹⁾ , IEBus ⁽²⁾ 2 channels Clock synchronous				
	Serial Interface					
	A/D Converter	10-bit A/D converter: 1 circuit, 26 ch	annels			
	D/A Converter	8 bits x 2 channels				
	DMAC	2 channels				
	CRC Calculation Circuit	CCITT-CRC				
	Watchdog Timer	15 bits x 1 channel (with prescaler)				
	Interrupt	Internal: 29 sources, External: 8 sources, Sof	tware: 4 sources, Priority level: 7 levels			
On-chip oscillator,		4 circuits Main clock generation circuit (*), S On-chip oscillator, PLL synthesize (*)Equipped with a built-in feedback	r			
	Oscillation Stop Detection Function	Stop detection of main clock oscillation, re-oscillation detection function				
	Voltage Detection Circuit	Available (option ⁽⁵⁾)	Absent			
Electric Characteristics	Supply Voltage	VCC1=3.0 to 5.5 V, VCC2=2.7V to VCC1 (f(BCLK=24MHz) VCC1=2.7 to 5.5 V, VCC2=2.7V to VCC1 (f(BCLK=10MHz)	VCC1=VCC2=4.0 to 5.5V (f(BCLK=24MHz)			
	Power Consumption	14 mA (VCC1=VCC2=5V, f(BCLK)=24MHz) 8 mA (VCC1=VCC2=3V, f(BCLK)=10MHz) 1.8μA (VCC1=VCC2=3V, f(XCIN)=32kHz, wait mode) 0.7μA (VCC1=VCC2=3V, stop mode)	14 mA (VCC1=VCC2=5V, f(BCLK)=24MHz) 2.0μA (VCC1=VCC2=5V, f(XCIN)=32kHz, wait mode) 0.8μA (VCC1=VCC2=5V, stop mode)			
Flash memory	Program/Erase Supply Voltage	3.3±0.3 V or 5.0±0.5 V	5.0±0.5 V			
version	Program and Erase Endurance	100 times (all area) or 1,000 times (user ROM area without block A and block 1) / 10,000 times (block A, block 1) ⁽³⁾				
Operating Amb	ient Temperature	-20 to 85°C, -40 to 85°C ⁽³⁾	T version : -40 to 85°C V version : -40 to 125°C			
Package		100-pin plastic mold QFP, LQFP	·			

Table 1.2 Performance Outline of M16C/62P Group (M16C/62P, M16C/62PT)(100-pin version)

NOTES:

- 1. I²C bus is a registered trademark of Koninklijke Philips Electronics N. V.
- 2. IEBus is a registered trademark of NEC Electronics Corporation.
- 3. See **Table 1.8 and 1.9 Product Code** for the program and erase endurance, and operating ambient temperature.
 - In addition 1,000 times/10,000 times are under development as of Jul., 2005. Please inquire about a release schedule.
- 4. Use the M16C/62PT on VCC1=VCC2
- 5. All options are on request basis.

	Item	Performance				
		M16C/62P	M16C/62PT ⁽⁴⁾			
CPU	Number of Basic Instructions	91 instructions	•			
	Minimum Instruction	41.7ns(f(BCLK)=24MHz, VCC1=3.3 to 5.5V)	41.7ns(f(BCLK)=24MHz, VCC1=4.0 to 5.5V)			
	Execution Time	100ns(f(BCLK)=10MHz, VCC1=2.7 to 5.5V)				
	Operating Mode	Single-chip mode				
	Address Space	1 Mbyte				
	Memory Capacity	See Table 1.4 to 1.7 Product List	st			
Peripheral	Port	Input/Output : 70 pins, Input : 1 pin				
Function	Multifunction Timer	Timer A : 16 bits x 5 channels (Timer A1 and A2 are internal timer), Timer B : 16 bits x 6 channels (Timer B1 is internal timer)				
	Serial Interface	2 channels Clock synchronous, UART, I ² C bu 1 channel Clock synchronous, I ² C bus ⁽¹⁾ , IE 2 channels Clock synchronous (1 channel is c	Bus ⁽²⁾ only transmission)			
	A/D Converter	10-bit A/D converter: 1 circuit, 26 ch	annels			
	D/A Converter	8 bits x 2 channels				
	DMAC	2 channels				
	CRC Calculation Circuit	CCITT-CRC				
	Watchdog Timer	15 bits x 1 channel (with prescaler)				
Interrupt		Internal: 29 sources, External: 5 sources, Sof	tware: 4 sources, Priority level: 7 levels			
	Clock Generation Circuit	 4 circuits Main clock generation circuit (*), Subclock generation circuit On-chip oscillator, PLL synthesizer (*)Equipped with a built-in feedback resistor. 				
	Oscillation Stop Detection Function	Stop detection of main clock oscillation, re-oscillation detection function				
	Voltage Detection Circuit	Available (option ⁽⁴⁾)	Absent			
Electric Characteristics	Supply Voltage	VCC1=3.0 to 5.5 V, (f(BCLK=24MHz) VCC1=2.7 to 5.5 V, (f(BCLK=10MHz)	VCC1=4.0 to 5.5V, (f(BCLK=24MHz)			
	Power Consumption	14 mA (VCC1=5V, f(BCLK)=24MHz) 8 mA (VCC1=3V, f(BCLK)=10MHz) 1.8μA (VCC1=3V, f(XCIN)=32kHz, wait mode) 0.7μA (VCC1=3V, stop mode)	14 mA (VCC1=5V, f(BCLK)=24MHz) 2.0μA (VCC1=5V, f(XCIN)=32kHz, wait mode) 0.8μA (VCC1=5V, stop mode)			
Flash memory	Program/Erase Supply Voltage	3.3 ± 0.3 V or 5.0 ± 0.5 V	5.0 ± 0.5V			
version	Program and Erase Endurance	100 times (all area) or 1,000 times (user ROM area with / 10,000 times (block A, block 1) ⁽³⁾	out block A and block 1)			
Operating Amb	ient Temperature	-20 to 85°C, -40 to 85°C ⁽³⁾	T version : -40 to 85°C V version : -40 to 125°C			
Package		80-pin plastic mold QFP				

Table 1.3 Performance Outline of M16C/62P Group (M16C/62P, M16C/62PT)(80-pin version)

NOTES:

- 1. I²C bus is a registered trademark of Koninklijke Philips Electronics N. V.
- 2. IEBus is a registered trademark of NEC Electronics Corporation.
- 3. See **Table 1.8 and 1.9 Product Code** for the program and erase endurance, and operating ambient temperature.


In addition 1,000 times/10,000 times are under development as of Jul., 2005. Please inquire about a release schedule.


4. All options are on request basis.



1.3 Block Diagram

Figure 1.1 is a M16C/62P Group (M16C/62P, M16C/62PT) 128-pin and 100-pin version Block Diagram, Figure 1.2 is a M16C/62P Group (M16C/62P, M16C/62PT) 80-pin version Block Diagram.







M16C/62P Group (M16C/62P, M16C/62PT) 80-pin version Block Diagram

Table 1.4 to 1.7 list the product list, Figure 1.3 shows the Type No., Memory Size, and Package, Table 1.8 lists the Product Code of Flash Memory version and ROMless version for M16C/62P, and Table 1.9 lists the Product Code of Flash Memory version for M16C/62PT. Figure 1.4 shows the Marking Diagram of Flash Memory version and ROM-less version for M16C/62P (Top View), and Figure 1.5 shows the Marking Diagram of Flash Memory version for M16C/62PT (Top View) at the time of ROM order.

Table 1.4	Product List (1) (M16C/62P)
-----------	-----------------------------

As of Dec. 2005

Type No.	ROM Capacity	RAM Capacity	Package Type (1)	Remarks
M30622M6P-XXXFP	48 Kbytes	4 Kbytes	PRQP0100JB-A	Mask ROM version
M30622M6P-XXXGP			PLQP0100KB-A	
M30622M8P-XXXFP	64 Kbytes	4 Kbytes	PRQP0100JB-A	
M30622M8P-XXXGP			PLQP0100KB-A	
M30623M8P-XXXGP			PRQP0080JA-A	
M30622MAP-XXXFP	96 Kbytes	5 Kbytes	PRQP0100JB-A	
M30622MAP-XXXGP			PLQP0100KB-A	
M30623MAP-XXXGP			PRQP0080JA-A	
M30620MCP-XXXFP	128 Kbytes	10 Kbytes	PRQP0100JB-A	
M30620MCP-XXXGP			PLQP0100KB-A	
M30621MCP-XXXGP			PRQP0080JA-A	
M30622MEP-XXXFP	192 Kbytes	12 Kbytes	PRQP0100JB-A	
M30622MEP-XXXGP			PLQP0100KB-A	
M30623MEP-XXXGP			PLQP0128KB-A	
M30622MGP-XXXFP	256 Kbytes	12 Kbytes	PRQP0100JB-A	
M30622MGP-XXXGP			PLQP0100KB-A	
M30623MGP-XXXGP			PLQP0128KB-A	
M30624MGP-XXXFP		20 Kbytes	PRQP0100JB-A	
M30624MGP-XXXGP			PLQP0100KB-A	
M30625MGP-XXXGP			PLQP0128KB-A	
M30622MWP-XXXFP	320 Kbytes	16 Kbytes	PRQP0100JB-A	
M30622MWP-XXXGP			PLQP0100KB-A	
M30623MWP-XXXGP			PLQP0128KB-A	
M30624MWP-XXXFP		24 Kbytes	PRQP0100JB-A	
M30624MWP-XXXGP			PLQP0100KB-A	
M30625MWP-XXXGP			PLQP0128KB-A	
M30626MWP-XXXFP		31 Kbytes	PRQP0100JB-A	
M30626MWP-XXXGP			PLQP0100KB-A	
M30627MWP-XXXGP			PLQP0128KB-A	

RENESAS

(D): Under development

NOTES:

1. The old package type numbers of each package type are as follows.

PLQP0128KB-A : 128P6Q-A, PRQP0100JB-A : 100P6S-A, PLQP0100KB-A : 100P6Q-A, PRQP0080JA-A : 80P6S-A

1.	Overview

Type No.	ROM Capacity	RAM Capacity	Package Type ⁽¹⁾	Remarks
M30622MHP-XXXFP	384 Kbytes	16 Kbytes	PRQP0100JB-A	Mask ROM version
M30622MHP-XXXGP		To Royles	PLQP0100KB-A	
M30623MHP-XXXGP			PLQP0128KB-A	-
M30624MHP-XXXFP		24 Kbytes	PRQP0100JB-A	-
M30624MHP-XXXGP		21109100	PLQP0100KB-A	-
M30625MHP-XXXGP	-		PLQP0128KB-A	-
M30626MHP-XXXFP	-	31 Kbytes	PRQP0100JB-A	-
M30626MHP-XXXGP	-		PLQP0100KB-A	-
M30627MHP-XXXGP			PLQP0128KB-A	
M30626MJP-XXXFP (D) 512 Kbytes	31 Kbytes	PRQP0100JB-A	-
M30626MJP-XXXGP (D		,	PLQP0100KB-A	-
M30627MJP-XXXGP (D			PLQP0128KB-A	-
M30622F8PFP	64K+4 Kbytes	4 Kbytes	PRQP0100JB-A	Flash memory
M30622F8PGP			PLQP0100KB-A	version ⁽²⁾
M30623F8PGP			PRQP0080JA-A	
M30620FCPFP	128K+4 Kbytes	10 Kbytes	PRQP0100JB-A	
M30620FCPGP		_	PLQP0100KB-A	
M30621FCPGP			PRQP0080JA-A	
M3062LFGPFP ⁽³⁾ (D) 256K+4 Kbytes	20 Kbytes	PRQP0100JB-A	
M3062LFGPGP ⁽³⁾ (D)		PLQP0100KB-A	
M30625FGPGP	<u> </u>		PLQP0128KB-A	
M30626FHPFP	384K+4 Kbytes	31 Kbytes	PRQP0100JB-A	
M30626FHPGP			PLQP0100KB-A	
M30627FHPGP			PLQP0128KB-A	
M30626FJPFP	512K+4 Kbytes	31 Kbytes	PRQP0100JB-A	
M30626FJPGP			PLQP0100KB-A	
M30627FJPGP			PLQP0128KB-A	
M30622SPFP	-	4 Kbytes	PRQP0100JB-A	ROM-less version
M30622SPGP			PLQP0100KB-A	
M30620SPFP		10 Kbytes	PRQP0100JB-A	
M30620SPGP			PLQP0100KB-A]
M30624SPFP (D) –	20 Kbytes	PRQP0100JB-A	
M30624SPGP (D)		PLQP0100KB-A	
M30626SPFP (D		31 Kbytes	PRQP0100JB-A]
M30626SPGP (E)		PLQP0100KB-A	

Table 1.5 Product List (2) (11/16C/62P)	Table 1.5	Product List (2) (M16C/62P)
---	-----------	-----------------------------

As of Dec. 2005

(D): Under development

NOTES:

1. The old package type numbers of each package type are as follows.

PLQP0128KB-A : 128P6Q-A, PRQP0100JB-A : 100P6S-A,

PLQP0100KB-A : 100P6Q-A,

PRQP0080JA-A : 80P6S-A

2. In the flash memory version, there is 4K bytes area (block A).

3. Please use M3062LFGPFP and M3062LFGPGP for your new system instead of M30624FGPFP and M30624FGPGP. The M16C/62P Group (M16C/62P, M16C/62PT) hardware manual is still good for M30624FGPFP and M30624FGPGP.

M30624FGPFP	256K+4 Kbytes	20 Kbytes	PRQP0100JB-A	Flash memory version
M30624FGPGP			PLQP0100KB-A	

RENESAS

As of Dec. 2005

	ROM Capacity	RAM			
Type No.		Capacity	Package Type ⁽¹⁾	Re	marks
(D)	48 Kbytes	4 Kbytes	PRQP0100JB-A	Mask ROM	T Version
(D)			PLQP0100KB-A	version	(High reliability
(P)			PRQP0080JA-A		85°C version)
(D)	64 Kbytes	4 Kbytes	PRQP0100JB-A		
(D)			PLQP0100KB-A		
(P)			PRQP0080JA-A		
(D)	96 Kbytes	5 Kbytes	PRQP0100JB-A		
(D)			PLQP0100KB-A		
(P)			PRQP0080JA-A		
(D)	128 Kbytes	10 Kbytes	PRQP0100JB-A		
(D)			PLQP0100KB-A		
(P)			PRQP0080JA-A		
(D)	64 K+4 Kbytes	4 Kbytes	PRQP0100JB-A	Flash	
			PLQP0100KB-A	memory	
(D)	128K+4 Kbytes	10 Kbytes	PRQP0100JB-A	version ⁽²⁾	
(D)			PLQP0100KB-A	1	
(P)			PRQP0080JA-A	1	
(D)	384K+4 Kbytes	31 Kbytes	PRQP0100JB-A	1	
(D)			PLQP0100KB-A	1	
	D) P) D) D) P) D) D) D) D) D) D) D) D) D) D) D) D) D)	D) 64 Kbytes D) 64 Kbytes D) 96 Kbytes D) 128 Kbytes D) 64 K+4 Kbytes D) 128K+4 Kbytes D) 128K+4 Kbytes D) 384K+4 Kbytes	D) P)64 Kbytes4 KbytesD) P)64 Kbytes4 KbytesD) P)96 Kbytes5 KbytesD) P)96 Kbytes10 KbytesD) P)128 Kbytes10 KbytesD) P)128 Kbytes10 KbytesD) P)64 K+4 Kbytes4 KbytesD) P)128K+4 Kbytes10 KbytesD) P)128K+4 Kbytes10 KbytesD) P)384K+4 Kbytes31 Kbytes	D) PLQP0100KB-A P) PRQP0080JA-A D) 64 Kbytes 4 Kbytes D) 96 Kbytes 5 Kbytes D) 96 Kbytes 5 Kbytes D) 96 Kbytes 5 Kbytes D) 96 Kbytes 10 Kbytes D) 128 Kbytes 10 Kbytes P) 10 Kbytes PRQP0100JB-A PLQP0100KB-A PRQP0100JB-A PLQP0100KB-A PRQP0080JA-A D) 128 Kbytes 10 Kbytes P PRQP0100JB-A PLQP0100KB-A PLQP0100KB-A P) PRQP0100JB-A D) 128K+4 Kbytes 10 Kbytes PLQP0100KB-A PLQP0100KB-A PLQP0100KB-A PLQP0100KB-A D) 128K+4 Kbytes 10 Kbytes P) 384K+4 Kbytes 31 Kbytes	D) P)PLQP0100KB-A PRQP0080JA-AversionD)64 Kbytes4 KbytesPRQP0100JB-A PLQP0100KB-APLQP0100KB-A PRQP0080JA-AD)96 Kbytes5 KbytesPRQP0100JB-A PRQP0100JB-AD)96 Kbytes10 KbytesPRQP0100JB-A PRQP0080JA-AD)128 Kbytes10 KbytesPRQP0100JB-A PRQP0100JB-AD)128 Kbytes10 KbytesPRQP0100JB-A PRQP0100JB-AD)64 K+4 Kbytes4 KbytesPRQP0100JB-A PRQP0100JB-AD)64 K+4 Kbytes10 KbytesPRQP0100JB-A PLQP0100KB-AD)128K+4 Kbytes10 KbytesPRQP0100JB-A PLQP0100KB-AD)128K+4 Kbytes10 KbytesPRQP0100JB-A PRQP0100JB-AD)384K+4 Kbytes31 KbytesPRQP0100JB-A PRQP0100JB-AD)384K+4 Kbytes31 KbytesPRQP0100JB-A PRQP0100JB-A

Table 1.6 Product List (3) (T version (M16C/62PT))

(D): Under development

(P): Under planning

NOTES:

- The old package type numbers of each package type are as follows. PRQP0100JB-A : 100P6S-A, PLQP0100KB-A : 100P6Q-A, PRQP0080JA-A : 80P6S-A
- 2. In the flash memory version, there is 4K bytes area (block A).

As of Dec. 2005

Type No.		ROM Capacity	RAM Capacity	Package Type ⁽¹⁾	Re	emarks
M3062CM6V-XXXFP	(P)	48 Kbytes	4 Kbytes	PRQP0100JB-A	Mask ROM	V Version
M3062CM6V-XXXGP	(P)			PLQP0100KB-A	version	(High reliability
M3062EM6V-XXXGP	(P)			PRQP0080JA-A		125°C version)
M3062CM8V-XXXFP	(P)	64 Kbytes	4 Kbytes	PRQP0100JB-A		
M3062CM8V-XXXGP	(P)			PLQP0100KB-A		
M3062EM8V-XXXGP	(P)			PRQP0080JA-A		
M3062CMAV-XXXFP	(P)	96 Kbytes	5 Kbytes	PRQP0100JB-A		
M3062CMAV-XXXGP	(P)			PLQP0100KB-A		
M3062EMAV-XXXGP	(P)			PRQP0080JA-A		
M3062AMCV-XXXFP	(D)	128 Kbytes	10 Kbytes	PRQP0100JB-A		
M3062AMCV-XXXGP	(D)			PLQP0100KB-A		
M3062BMCV-XXXGP	(P)			PRQP0080JA-A		
M3062AFCVFP	(D)	128K+4 Kbytes	10 Kbytes	PRQP0100JB-A	Flash	
M3062AFCVGP	(D)			PLQP0100KB-A	memory	
M3062BFCVGP	(P)			PRQP0080JA-A	version ⁽²⁾	
M3062JFHVFP	(P)	384K+4 Kbytes	31 Kbytes	PRQP0100JB-A		
M3062JFHVGP	(P)			PLQP0100KB-A		

Table 1.7 Product List (4) (V version (M16C/62PT))

(D): Under development

(P): Under planning

NOTES:

1. The old package type numbers of each package type are as follows.

PLQP0128KB-A : 128P6Q-A, PRQP0100JB-A : 100P6S-A, PLQP0100KB-A : 100P6Q-A,

PRQP0080JA-A : 80P6S-A

2. In the flash memory version, there is 4K bytes area (block A).




Figure 1.3 Type No., Memory Size, and Package

	Product	Product	Dockogo	Interna (User ROM Area Bloc	Without Block A,	Interna (Block A,	ll ROM Block 1)	Operating Ambient
	Code	Package	Program and Erase Endurance	Temperature Range	Program and Erase Endurance	Temperature Range	Temperature	
Flash memory	D3	Lead-	100	0°C to 60°C	100	0°C to 60°C	-40°C to 85°C	
Version	D5	included					-20°C to 85°C	
	D7		1,000		10,000	-40°C to 85°C	-40°C to 85°C	
	D9					-20°C to 85°C	-20°C to 85°C	
	U3	Lead-free	100		100	0°C to 60°C	-40°C to 85°C	
	U5						-20°C to 85°C	
	U7		1,000		10,000	-40°C to 85°C	-40°C to 85°C	
	U9					-20°C to 85°C	-20°C to 85°C	
ROM-less	D3	Lead-	-	-	-	-	-40°C to 85°C	
version	D5	included					-20°C to 85°C	
	U3	Lead-free	-	-	-	-	-40°C to 85°C	
	U5						-20°C to 85°C	

Table 1.8 Product Code of Flash Memory version and ROMless version for M16C/62P





Figure 1.4 Marking Diagram of Flash Memory version and ROM-less version for M16C/62P (Top View)

		Product	Package	(User R	al ROM OM Area ck A, Block 1)		al ROM A, Block 1)	Operating Ambient
		Code	Fackage	Program and Erase Endurance	Temperature Range	Program and Erase Endurance	Temperature Range	Temperature
Flash	T Version	В	Lead-	100	0°C to 60°C	100	0°C to 60°C	-40°C to 85°C
memory	V Version		included					-40°C to 125°C
Version	T Version	B7		1,000		10,000	-40°C to 85°C	-40°C to 85°C
	V Version						-40°C to 125°C	-40°C to 125°C
	T Version	U	Lead-free	100		100	0°C to 60°C	-40°C to 85°C
	V Version							-40°C to 125°C
	T Version	U7		1,000		10,000	-40°C to 85°C	-40°C to 85°C
	V Version						-40°C to 125°C	-40°C to 125°C






Figure 1.5 Marking Diagram of Flash Memory version for M16C/62PT (Top View)

1.5 Pin Configuration

Figures 1.6 to 1.9 show the Pin Configuration (Top View).




Figure 1.6 Pin Configuration (Top View)

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Analog Pin	Bus Control P
1	VREF						
2	AVCC						
3		P9_7			SIN4	ADTRG	
4		P9_6			SOUT4	ANEX1	
5		P9_5			CLK4	ANEX0	
6		P9_4		TB4IN		DA1	
7		P9_3		TB3IN		DA0	
8		P9_2		TB2IN	SOUT3		
9		P9_1		TB1IN	SIN3		
10		P9_0		TB0IN	CLK3		
11		P14_1					
12		P14_0					
13	BYTE						
14	CNVSS						
15	XCIN	P8_7					
16	XCOUT	P8_6	-				
17	RESET						
18	XOUT						
19	VSS						
20	XIN						
21	VCC1						
22		P8_5	NMI				
23		P8_4	INT2	ZP			
24		 P8_3	INT1				
25		P8_2	INTO				
				TA (1) / 1			
26		P8_1		TA4IN/U			
27		P8_0		TA4OUT/U			_
28 29		P7_7		TA3IN TA3OUT			_
		P7_6					
30		P7_5		TA2IN/W			
31		P7_4		TA2OUT/W			
32		P7_3		TA1IN/V	CTS2/RTS2		
33		P7_2		TA1OUT/V	CLK2		
34		P7_1	-	TA0IN/TB5IN	RXD2/SCL2		
35		P7_0		TA0OUT	TXD2/SDA2		
36		P6_7			TXD1/SDA1		
37	VCC1						
38	1.00	P6_6			RXD1/SCL1		
39	VSS	.					
40		P6_5			CLK1		
41		P6_4			CTS1/RTS1/CTS0/CLKS1	1	
42		P6_3			TXD0/SDA0		-
43		P6_2			RXD0/SCL0		
44		P6_1			CLK0	1	
45		P6_0			CTS0/RTS0		
46		P13_7					
47		P13_6					
48		P13_5					
49		P13_4					
50		P5_7					RDY/CLKOUT

 Table 1.10
 Pin Characteristics for 128-Pin Package (1)


1. Overview	
-------------	--

Pin No.	Control Pin		Interrupt Pin	Timer Pin	UART Pin	Analog Pin	Bus Control Pi
51		P5_6					ALE
52		P5_5					HOLD
53		P5_4					HLDA
54		P13_3					
55		 P13_2					
56		 P13_1					
57		 P13_0					
58		P5_3					BCLK
59		P5_2					RD
60		P5_1					WRH/BHE
61		P5_0					WRL/WR
62		P12_7					
63		P12_6					
64		P12_5					
65		P4_7					CS3
66		P4_6					CS2
67		P4_5	1				
68		P4_4					CS0
69		P4_3					A19
70		P4_2					A18
71 72		P4_1					A17 A16
72		P4_0 P3_7					A15
73		P3_7 P3_6					A15 A14
74		P3_5					A14 A13
76		P3_4					A12
77		P3_3					A12
78		P3_2					A10
79		P3_1					A9
80		P12_4					7.0
81		P12_3					
82		P12_2					
83		P12_1					
84		P12_0					
85	VCC2	_					
86		P3_0					A8(/-/D7)
87	VSS						, ,
88		P2_7				AN2_7	A7(/D7/D6)
89		_ P2_6				 AN2_6	A6(/D6/D5)
90		P2_5				AN2_5	A5(/D5/D4)
91		P2_4				AN2_4	A4(/D4/D3)
92		P2_3				AN2_3	A3(/D3/D2)
93		P2_2				AN2_2	A2(/D2/D1)
94		P2_1				AN2_1	A1(/D1/D0)
95		P2_0				AN2_0	A0(/D0/-)
96		P1_7	INT5				D15
97		P1_6	INT4				D14
98		 P1_5	INT3				D13
99		P1_4					D13
100	<u> </u>	P1_3					D11

 Table 1.11
 Pin Characteristics for 128-Pin Package (2)

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Analog Pin	Bus Control Pin
101		P1_2					D10
102		P1_1					D9
103		P1_0					D8
104		P0_7				AN0_7	D7
105		P0_6				AN0_6	D6
106		P0_5				AN0_5	D5
107		P0_4				AN0_4	D4
108		P0_3				AN0_3	D3
109		P0_2				AN0_2	D2
110		P0_1				AN0_1	D1
111		P0_0				AN0_0	D0
112		P11_7					
113		P11_6					
114		P11_5					
115		P11_4					
116		P11_3					
117		P11_2					
118		P11_1					
119		P11_0					
120		P10_7	KI3			AN7	
121		P10_6	KI2			AN6	
122		P10_5	KI1			AN5	
123		P10_4	KI0			AN4	
124		P10_3				AN3	
125		P10_2				AN2	
126		P10_1				AN1	
127	AVSS						
128		P10_0				AN0	

 Table 1.12
 Pin Characteristics for 128-Pin Package (3)



Pin Configuration (Top View)





Figure 1.8 Pin Configuration (Top View)

Pin FP	No. GP	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Analog Pin	Bus Control Pin
1	99		P9_6			SOUT4	ANEX1	
2	100		P9_5			CLK4	ANEX0	
3	1		P9_4		TB4IN		DA1	
4	2		P9_3		TB3IN		DA0	
5	3		P9_2		TB2IN	SOUT3		
6	4		P9_1		TB1IN	SIN3		
7	5		P9_0		TB0IN	CLK3		
8	6	BYTE						
9	7	CNVSS						
10	8		P8_7				-	
11	9	XCOUT	P8_6					
12		RESET						
13	11	XOUT						
14		VSS						
15 16	13 14	XIN VCC1						
10		VCCT	D 0 F					
	15		P8_5	NMI				
18	16		P8_4	INT2	ZP			
19	17		P8_3	INT1				
20	18		P8_2	INT0				
21	19		P8_1		TA4IN/U			
22	20		P8_0		TA4OUT/U			
23	21		P7_7		TA3IN			
24	22		P7_6		TA3OUT			
25	23		P7_5		TA2IN/W			
26	24		P7_4		TA2OUT/W			
27	25		P7_3		TA1IN/V	CTS2/RTS2		
28	26		P7_2		TA1OUT/V	CLK2		
29	27		P7_1		TA0IN/TB5IN	RXD2/SCL2		
30	28		P7_0		TA0OUT	TXD2/SDA2		
31	29		P6_7			TXD1/SDA1		
32	30		P6_6			RXD1/SCL1		
33	31		P6_5			CLK1		
34	32		P6_4			CTS1/RTS1/CTS0/CLKS1		
35	33		P6_3			TXD0/SDA0		
36	34		P6_2			RXD0/SCL0		
37	35		P6_1			CLK0	_	
38	36		P6_0			CTS0/RTS0		
39	37		P5_7					RDY/CLKOUT
40	38		P5_6					ALE
41	39		P5_5					HOLD
42	40		 P5_4					HLAD
43	41		P5_3					BCLK
44	42		P5_2					RD
45	43		P5_1					WRH/BHE
46	44							WRL/WR
			P5_0					-
47	45		P4_7					CS3
48	46		P4_6				_	CS2
49	47		P4_5					CS1
50	48		P4_4					CS0

Pin Characteristics for 100-Pin Package (1) Table 1.13

Pin	No							
FP	GP	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Analog Pin	Bus Control Pin
51	49		P4_3					A19
52	50		P4_2					A18
53	51		P4_1					A17
54	52		P4_0					A16
55	53		P3_7					A15
56	54		P3_6					A14
57	55		P3_5					A13
58	56		P3_4					A12
59	57		P3_3					A11
60	58		P3_2					A10
61	59		P3_1					A9
62	60	VCC2						
63	61		P3_0					A8(/-/D7)
64	62	VSS	_					
65	63		P2_7				AN2_7	A7(/D7/D6)
66	64		P2_6				AN2_6	A6(/D6/D5)
67	65		P2_5				AN2_5	A5(/D5/D4)
68	66		P2_4				AN2_4	A4(/D4/D3)
69 70	67 68		P2_3 P2_2				AN2_3 AN2_2	A3(/D3/D2) A2(/D2/D1)
70	69		P2_2 P2_1				AN2_2 AN2_1	A2(/D2/D1) A1(/D1/D0)
72	70		P2_0				AN2_0	A0(/D0/-)
73	71			INT5			7112_0	D15
L			P1_7					+
74	72		P1_6	INT4				D14
75	73		P1_5	INT3				D13
76	74		P1_4					D12
77	75		P1_3					D11
78	76		P1_2					D10
79	77		P1_1					D9
80	78		P1_0					D8
81	79		P0_7				AN0_7	D7
82	80		P0_6				AN0_6	D6
83	81		P0_5				AN0_5	D5
84	82		P0_4				AN0_4	D4
85	83		P0_3				AN0_3	D3
86	84		P0_2				AN0_2	D2
87	85		P0_1				AN0_1	D1
88	86		P0_0				AN0_0	D0
89	87		P10_7	KI3			AN7	
90	88		P10_6	KI2			AN6	
91	89		P10_5	KI1			AN5	
92	90		P10_4	KI0			AN4	
93	91		P10_3				AN3	
94	92		P10_2				AN2	
95	93		P10_1				AN1	
96	94	AVSS						
97	95		P10_0				AN0	
98	96	VREF						
99	97	AVCC						
100	98		P9_7			SIN4	ADTRG	

 Table 1.14
 Pin Characteristics for 100-Pin Package (2)



Pin No.	Control Pin		Interrupt Pin	Timer Pin	UART Pin	Analog Pin	Bus Control Pin
1		P9_5			CLK4	ANEX0	
2		P9_4		TB4IN		DA1	
3		P9_3		TB3IN		DA0	
4		P9_2		TB2IN	SOUT3		
5		P9_0		TB0IN	CLK3		
6	CNVSS						
	(BYTE)						
7	XCIN	P8_7					
8	XCOUT	P8_6					
9	RESET						
10	XOUT						
11 12	VSS XIN						
12	VCC1						
13	VCCT		NMI				
		P8_5					
15		P8_4	INT2	ZP			
16	ļ	P8_3	INT1				
17		P8_2	INTO				ļ
18		P8_1		TA4IN			
19		P8_0		TA4OUT			
20		P7_7		TA3IN			
21		P7_6		TA3OUT			
22		P7_1		TA0IN/TB5IN	RXD2/SCL2		
23		P7_0		TA0OUT	TXD2/SDA2		
24		P6_7			TXD1/SDA1		
25		P6_6			RXD1/SCL1		
26		P6_5			CLK1		
27		P6_4			CTS1/RTS1/CTS0/CLKS1		
28		P6_3			TXD0/SDA0		
29		P6_2			RXD0/SCL0		
30		P6_1			CLK0		
31		P6_0			CTS0/RTS0		
32		P5_7					CLKOUT
33		P5_6					
34		P5_5					
35		P5_4					
36		P5_3					
37		P5_2	1				1
38	1	P5_1	1		1	1	1
39		P5_0	1			1	1
40		P4_3	+			+	+
40			1				
		P4_2					
42		P4_1					
43	ļ	P4_0	 				
44		P3_7					
45		P3_6					
46		P3_5					
47		P3_4					1
48	1	P3_3	1			1	1
	1	P3_2	1			1	1
49							1

 Table 1.15
 Pin Characteristics for 80-Pin Package (1)

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Analog Pin	Bus Control Pin
51		P3_0					
52		P2_7				AN2_7	
53		P2_6				AN2_6	
54		P2_5				AN2_5	
55		P2_4				AN2_4	
56		P2_3				AN2_3	
57		P2_2				AN2_2	
58		P2_1				AN2_1	
59		P2_0				AN2_0	
60		P0_7				AN0_7	
61		P0_6				AN0_6	
62		P0_5				AN0_5	
63		P0_4				AN0_4	
64		P0_3				AN0_3	
65		P0_2				AN0_2	
66		P0_1				AN0_1	
67		P0_0				AN0_0	
68		P10_7	KI3			AN7	
69		P10_6	KI2			AN6	
70		P10_5	KI1			AN5	
71		P10_4	KI0			AN4	
72		P10_3				AN3	
73		P10_2				AN2	
74		P10_1				AN1	
75	AVSS						
76		P10_0				AN0	
77	VREF						
78	AVCC						
79		P9_7			SIN4	ADTRG	
80		P9_6			SOUT4	ANEX1	

 Table 1.16
 Pin Characteristics for 80-Pin Package (2)

1.6 Pin Description

	•	•	•	. , , , ,
Signal Name	Pin Name	I/O Type	Power Supply ⁽³⁾	Description
Power supply input	VCC1,VCC2 VSS	I	_	Apply 2.7 to 5.5 V to the VCC1 and VCC2 pins and 0 V to the VSS pin. The VCC apply condition is that VCC1 \ge VCC2. ^(1, 2)
Analog power supply input	AVCC AVSS	I	VCC1	Applies the power supply for the A/D converter. Connect the AVCC pin to VCC1. Connect the AVSS pin to VSS.
Reset input	RESET	I	VCC1	The microcomputer is in a reset state when applying "L" to the this pin.
CNVSS	CNVSS	Ι	VCC1	Switches processor mode. Connect this pin to VSS to when after a reset to start up in single-chip mode. Connect this pin to VCC1 to start up in microprocessor mode.
External data bus width select input	BYTE	Ι	VCC1	Switches the data bus in external memory space. The data bus is 16 bits long when the this pin is held "L" and 8 bits long when the this pin is held "H". Set it to either one. Connect this pin to VSS when an single-chip mode.
Bus control pins ⁽⁴⁾	D0 to D7	I/O	VCC2	Inputs and outputs data (D0 to D7) when these pins are set as the separate bus.
	D8 to D15	I/O	VCC2	Inputs and outputs data (D8 to D15) when external 16-bit data bus is set as the separate bus.
	A0 to A19	0	VCC2	Output address bits (A0 to A19).
	A0/D0 to A7/D7	I/O	VCC2	Input and output data (D0 to D7) and output address bits (A0 to A7) by timesharing when external 8-bit data bus are set as the multiplexed bus.
	A1/D0 to A8/D7	I/O	VCC2	Input and output data (D0 to D7) and output address bits (A1 to A8) by timesharing when external 16-bit data bus are set as the multiplexed bus.
	CS0 to CS3	0	VCC2	Output $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$ signals. $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$ are chip-select signals to specify an external space.
	WRL/WR WRH/BHE RD	0	VCC2	Output WRL, WRH, (WR, BHE), RD signals. WRL and WRH or BHE and WR can be switched by program. • WRL, WRH and RD are selected The WRL signal becomes "L" by writing data to an even address in an external memory space. The WRH signal becomes "L" by writing data to an odd address in an external memory space. The RD pin signal becomes "L" by reading data in an external memory space. • WR, BHE and RD are selected The WR signal becomes "L" by writing data in an external memory space. • WR, BHE and RD are selected The WR signal becomes "L" by writing data in an external memory space. The RD signal becomes "L" by accessing an odd address. Select WR, BHE and RD for an external 8-bit data bus.
	ALE	0	VCC2	ALE is a signal to latch the address.
	HOLD	I	VCC2	While the HOLD pin is held "L", the microcomputer is placed in a
				hold state.
	HLDA	0	VCC2	In a hold state, HLDA outputs a "L" signal.

Table 1.17	Pin Description (100-pin and 128-pin Version) (1)

I : Input O : Output I/O : Input and output

Power Supply : Power supplies which relate to the external bus pins are separated as VCC2, thus they can be interfaced using the different voltage as VCC1.

NOTES:

1. In this manual, hereafter, VCC refers to VCC1 unless otherwise noted.

2. In M16C/62PT, apply 4.0 to 5.5 V to the VCC1 and VCC2 pins. Also the apply condition is that VCC1 = VCC2.

- 3. When use VCC1 > VCC2, contacts due to some points or restrictions to be checked.
- 4. Bus control pins in M16C/62PT cannot be used.

Signal Name	Pin Name	I/O	Power	Description	
-		Туре	Supply ⁽¹⁾		
Main clock	XIN	I	VCC1	I/O pins for the main clock generation circuit. Connect a ceramic	
input				resonator or crystal oscillator between XIN and XOUT ⁽³⁾ . To use	
Main clock	XOUT	0	VCC1	the external clock, input the clock from XIN and leave XOUT open.	
output Sub clock input		-	VCC1	C1 I/O pins for a sub clock oscillation circuit. Connect a crystal	
Sub clock	XCOUT	 0	VCC1	oscillator between XCIN and XCOUT ⁽³⁾ . To use the external clock,	
output		0	VCCT	input the clock from XCIN and leave XCOUT open.	
BCLK output ⁽²⁾	BCLK	0	VCC2	Outputs the BCLK signal.	
Clock output	CLKOUT	0	VCC2	The clock of the same cycle as fC, f8, or f32 is outputted.	
INT interrupt	INT0 to INT2	—	VCC1	Input pins for the INT interrupt.	
input	NT3 to INT5	Ι	VCC2		
NMI interrupt input	NMI	I	VCC1	Input pin for the $\overline{\text{NMI}}$ interrupt. Pin states can be read by the P8_5 bit in the P8 register.	
Key input interrupt input	KI0 to KI3	I	VCC1	Input pins for the key input interrupt.	
Timer A	TA0OUT to TA4OUT	I/O	VCC1	These are timer A0 to timer A4 I/O pins. (however, output of TA0OUT for the N-channel open drain output.)	
	TA0IN to TA4IN	Ι	VCC1	These are timer A0 to timer A4 input pins.	
	ZP	I	VCC1	Input pin for the Z-phase.	
Timer B	TB0IN to TB5IN	Ι	VCC1	These are timer B0 to timer B5 input pins.	
Three-phase motor control output	U, <u>U,</u> V, <u>V</u> , W, W	0	VCC1	These are Three-phase motor control output pins.	
Serial interface	CTS0 CTS2	Ι	VCC1	These are send control input pins.	
	RTS0 to RTS2	0	VCC1	These are receive control output pins.	
	CLK0 to CLK4	I/O	VCC1	These are transfer clock I/O pins.	
	RXD0 to RXD2	I	VCC1	These are serial data input pins.	
	SIN3, SIN4	I	VCC1	These are serial data input pins.	
	TXD0 to TXD2	0	VCC1	These are serial data output pins. (however, output of TXD2 for the N-channel open drain output.)	
	SOUT3, SOUT4	0	VCC1	These are serial data output pins.	
	CLKS1	0	VCC1	This is output pin for transfer clock output from multiple pins function.	
I ² C mode	SDA0 to SDA2	I/O	VCC1	These are serial data I/O pins. (however, output of SDA2 for the N- channel open drain output.)	
	SCL0 to SCL2	I/O	VCC1	These are transfer clock I/O pins. (however, output of SCL2 for the N-channel open drain output.)	

 Table 1.18
 Pin Description (100-pin and 128-pin Version) (2)

 $I: Input \quad O: Output \quad I/O: Input \ and \ output$

NOTES:

- 1. When use VCC1 > VCC2, contacts due to some points or restrictions to be checked.
- 2. This pin function in M16C/62PT cannot be used.
- 3. Ask the oscillator maker the oscillation characteristic.

Signal Name	Pin Name	I/O Type	Power Supply ⁽¹⁾	Description
Reference voltage input	VREF	I	VCC1	Applies the reference voltage for the A/D converter and D/A converter.
A/D converter	AN0 to AN7, AN0_0 to AN0_7, AN2_0 to AN2_7	Ι	VCC1	Analog input pins for the A/D converter.
	ADTRG	I	VCC1	This is an A/D trigger input pin.
	ANEX0	I/O	VCC1	This is the extended analog input pin for the A/D converter, and is the output in external op-amp connection mode.
	ANEX1	I	VCC1	This is the extended analog input pin for the A/D converter.
D/A converter	DA0, DA1	0	VCC1	This is the output pin for the D/A converter.
I/O port	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7 ⁽²⁾ , P13_0 to P13_7 ⁽²⁾	I/O	VCC2	8-bit I/O ports in CMOS, having a direction register to select an input or output. Each pin is set as an input port or output port. An input port can be set for a pull-up or for no pull-up in 4-bit unit by program.
	P6_0 to P6_7, P7_0 to P7_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7 ⁽²⁾ P8_0 to P8_4,	I/O I/O	VCC1	8-bit I/O ports having equivalent functions to P0. (however, output of P7_0 and P7_1 for the N-channel open drain output.)
	P8_6, P8_7, P14_0, P14_1 ⁽²⁾	"		
Input port	P8_5	I	VCC1	Input pin for the $\overline{\text{NMI}}$ interrupt. Pin states can be read by the P8_5 bit in the P8 register.

Table 1.19	Pin Description	100-pin and 128-	pin Version) (3)

I : Input O : Output I/O : Input and output

NOTES:

1. When use VCC1 > VCC2, contacts due to some points or restrictions to be checked.

2. Ports P11 to P14 in M16C/62P (100-pin version) and M16C/62PT (100-pin version) cannot be used.

Signal Name	Pin Name	I/O Type	Power Supply	Description	
Power supply input	VCC1, VSS		-	Apply 2.7 to 5.5 V to the VCC1 pin and 0 V to the VSS pin. $^{(1, 2)}$	
Analog power supply input	AVCC AVSS	Ι	VCC1	Applies the power supply for the A/D converter. Connect the AVCC pin to VCC1. Connect the AVSS pin to VSS.	
Reset input	RESET	I	VCC1	The microcomputer is in a reset state when applying "L" to the this pin.	
CNVSS	CNVSS (BYTE)	I	VCC1	Switches processor mode. Connect this pin to VSS to when after a reset to start up in single-chip mode. Connect this pin to VCC1 to start up in microprocessor mode. As for the BYTE pin of the 80-pin versions, pull-up processing is performed within the microcomputer.	
Main clock input	XIN	Ι	VCC1	I/O pins for the main clock generation circuit. Connect a ceramic resonator or crystal oscillator between XIN and XOUT ⁽³⁾ . To use	
Main clock output	XOUT	0	VCC1	the external clock, input the clock from XIN and leave XOUT open.	
Sub clock input	XCIN	I	VCC1	I/O pins for a sub clock oscillation circuit. Connect a crystal	
Sub clock output	XCOUT	0	VCC1	oscillator between XCIN and XCOUT ⁽³⁾ . To use the external clock, input the clock from XCIN and leave XCOUT open.	
Clock output	CLKOUT	0	VCC2	The clock of the same cycle as fC, f8, or f32 is outputted.	
INT interrupt input	INT0 to INT2	I	VCC1	Input pins for the INT interrupt.	
NMI interrupt input	NMI	Ι	VCC1	Input pin for the MII interrupt.	
Key input interrupt input	$\overline{KI0}$ to $\overline{KI3}$	I	VCC1	Input pins for the key input interrupt.	
Timer A	TA0OUT, TA3OUT, TA4OUT	I/O	VCC1	These are Timer A0,Timer A3 and Timer A4 I/O pins. (however, output of TA0OUT for the N-channel open drain output.)	
	TA0IN, TA3IN, TA4IN	Ι	VCC1	These are Timer A0, Timer A3 and Timer A4 input pins.	
	ZP	Ι	VCC1	Input pin for the Z-phase.	
Timer B	TB0IN, TB2IN to TB5IN	I	VCC1	These are Timer B0, Timer B2 to Timer B5 input pins.	
Serial interface	CTS0 to CTS1	I	VCC1	These are send control input pins.	
	RTS0 to RTS1	0	VCC1	These are receive control output pins.	
	CLK0, CLK1, CLK3, CLK4	I/O	VCC1	These are transfer clock I/O pins.	
	RXD0 to RXD2	I	VCC1	These are serial data input pins.	
	SIN4	I	VCC1	This is serial data input pin.	
	TXD0 to TXD2	0	VCC1	These are serial data output pins. (however, output of TXD2 for the N-channel open drain output.)	
	SOUT3, SOUT4	0	VCC1	These are serial data output pins.	
	CLKS1	0	VCC1	This is output pin for transfer clock output from multiple pins function.	
I ² C mode	SDA0 to SDA2	I/O	VCC1	These are serial data I/O pins. (however, output of SDA2 for the N-channel open drain output.)	
	SCL0 to SCL2	I/O	VCC1	These are transfer clock I/O pins. (however, output of SCL2 for the N-channel open drain output.)	

Table 1.20	Pin Descri	ption (80-piı	n Version)	(1)) (1)
				· · ·	/ ` /

I : Input O : Output I/O : Input and output

NOTES:

1. In this manual, hereafter, VCC refers to VCC1 unless otherwise noted.

2. In M16C/62PT, apply 4.0 to 5.5 V to the VCC1 pin.

3. Ask the oscillator maker the oscillation characteristic.

1	Overview
Т.	Overview

Signal Name	Pin Name	I/O Type	Power Supply ⁽¹⁾	Description
Reference voltage input	VREF	I	VCC1	Applies the reference voltage for the A/D converter and D/A converter.
A/D converter	AN0 to AN7, AN0_0 to AN0_7, AN2_0 to AN2_7	Ι	VCC1	Analog input pins for the A/D converter.
	ADTRG	I	VCC1	This is an A/D trigger input pin.
	ANEX0	I/O	VCC1	This is the extended analog input pin for the A/D converter, and is the output in external op-amp connection mode.
	ANEX1	Ι	VCC1	This is the extended analog input pin for the A/D converter.
D/A converter	DA0, DA1	0	VCC1	This is the output pin for the D/A converter.
I/O port ⁽¹⁾	P0_0 to P0_7, P2_0 to P2_7, P3_0 to P3_7, P5_0 to P5_7, P6_0 to P6_7, P10_0 to P10_7	I/O	VCC1	8-bit I/O ports in CMOS, having a direction register to select an input or output. Each pin is set as an input port or output port. An input port can be set for a pull-up or for no pull-up in 4-bit unit by program.
	P8_0 to P8_4, P8_6, P8_7, P9_0, P9_2 to P9_7	I/O	VCC1	I/O ports having equivalent functions to P0.
	P4_0 to P4_3, P7_0, P7_1, P7_6, P7_7	I/O	VCC1	I/O ports having equivalent functions to P0. (however, output of P7_0 and P7_1 for the N-channel open drain output.)
Input port	P8_5	I	VCC1	Input pin for the $\overline{\text{NMI}}$ interrupt. Pin states can be read by the P8_5 bit in the P8 register.

Table 1.21Pin Description (80-pin Version) (2)


I : Input O : Output I/O : Input and output

NOTES:

1. There is no external connections for port P1, P4_4 to P4_7, P7_2 to P7_5 and P9_1 in 80-pin version. Set the direction bits in these ports to "1" (output mode), and set the output data to "0" ("L") using the program.

2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU registers. The CPU has 13 registers. Of these, R0, R1, R2, R3, A0, A1 and FB comprise a register bank. There are two register banks.





2.1 Data Registers (R0, R1, R2 and R3)

The R0 register consists of 16 bits, and is used mainly for transfers and arithmetic/logic operations. R1 to R3 are the same as R0.

The R0 register can be separated between high (R0H) and low (R0L) for use as two 8-bit data registers. R1H and R1L are the same as R0H and R0L. Conversely, R2 and R0 can be combined for use as a 32-bit data register (R2R0). R3R1 is the same as R2R0.

2.2 Address Registers (A0 and A1)

The register A0 consists of 16 bits, and is used for address register indirect addressing and address register relative addressing. They also are used for transfers and logic/logic operations. A1 is the same as A0. In some instructions, registers A1 and A0 can be combined for use as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is configured with 16 bits, and is used for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is configured with 20 bits, indicating the start address of an interrupt vector table.

2.5 **Program Counter (PC)**

PC is configured with 20 bits, indicating the address of an instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

Stack pointer (SP) comes in two types: USP and ISP, each configured with 16 bits. Your desired type of stack pointer (USP or ISP) can be selected by the U flag of FLG.

2.7 Static Base Register (SB)

SB is configured with 16 bits, and is used for SB relative addressing.

2.8 Flag Register (FLG)

FLG consists of 11 bits, indicating the CPU status.

2.8.1 Carry Flag (C Flag)

This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.

2.8.2 Debug Flag (D Flag)

The D flag is used exclusively for debugging purpose. During normal use, it must be set to "0".

2.8.3 Zero Flag (Z Flag)

This flag is set to "1" when an arithmetic operation resulted in 0; otherwise, it is "0".

2.8.4 Sign Flag (S Flag)

This flag is set to "1" when an arithmetic operation resulted in a negative value; otherwise, it is "0".

2.8.5 Register Bank Select Flag (B Flag)

Register bank 0 is selected when this flag is "0"; register bank 1 is selected when this flag is "1".

2.8.6 Overflow Flag (O Flag)

This flag is set to "1" when the operation resulted in an overflow; otherwise, it is "0".

2.8.7 Interrupt Enable Flag (I Flag)

This flag enables a maskable interrupt.

Maskable interrupts are disabled when the I flag is "0", and are enabled when the I flag is "1". The I flag is cleared to "0" when the interrupt request is accepted.

2.8.8 Stack Pointer Select Flag (U Flag)

ISP is selected when the U flag is "0"; USP is selected when the U flag is "1".

The U flag is cleared to "0" when a hardware interrupt request is accepted or an INT instruction for software interrupt Nos. 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has priority greater than IPL, the interrupt is enabled.

2.8.10 Reserved Area

When write to this bit, write "0". When read, its content is indeterminate.

3. Memory

Figure 3.1 is a Memory Map of the M16C/62P group. The address space extends the 1M bytes from address 00000h to FFFFFh.

The internal ROM is allocated in a lower address direction beginning with address FFFFFh. For example, a 64-Kbyte internal ROM is allocated to the addresses from F0000h to FFFFFh.

As for the flash memory version, 4-Kbyte space (block A) exists in 0F000h to 0FFFFh. 4-Kbyte space is mainly for storing data. In addition to storing data, 4-Kbyte space also can store programs.


The fixed interrupt vector table is allocated to the addresses from FFFDCh to FFFFFh. Therefore, store the start address of each interrupt routine here.

The internal RAM is allocated in an upper address direction beginning with address 00400h. For example, a 10-Kbyte internal RAM is allocated to the addresses from 00400h to 02BFFh. In addition to storing data, the internal RAM also stores the stack used when calling subroutines and when interrupts are generated.

The SRF is allocated to the addresses from 00000h to 003FFh. Peripheral function control registers are located here. Of the SFR, any area which has no functions allocated is reserved for future use and cannot be used by users.

The special page vector table is allocated to the addresses from FFE00h to FFFDBh. This vector is used by the JMPS or JSRS instruction. For details, refer to the **M16C/60 and M16C/20 Series Software Manual**.

In memory expansion and microprocessor modes, some areas are reserved for future use and cannot be used by users. Use M16C/62P (80-pin version) and M16C/62PT in single-chip mode. The memory expansion and microprocessor modes cannot be used



and the PM13 bit in the PM1 register is "1"

5. When using the masked ROM version, write nothing to internal ROM area.



Special Function Register (SFR) 4.

SFR(Special Function Register) is the control register of peripheral functions. Tables 4.1 to 4.6 list the SFR information.

Table 4.1 SFR Information (1) ⁽¹⁾

Address	Register	Symbol	After Reset
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0 ⁽²⁾	PM0	00000000b(CNVSS pin is "L") 00000011b(CNVSS pin is "H")
0005h	Processor Mode Register 1	PM1	00001000b
0006h	System Clock Control Register 0	CM0	01001000b
0007h	System Clock Control Register 1	CM1	00100000b
0007h 0008h	Chip Select Control Register ⁽⁶⁾	CSR	00000001b
0009h	Address Match Interrupt Enable Register	AIER	XXXXXX00b
000911 000Ah	Protect Register	PRCR	XX000000b
	Data Bank Register ⁽⁶⁾	-	
000Bh		DBR	00h
000Ch	Oscillation Stop Detection Register ⁽³⁾	CM2	0X00000b
000Dh			
000Eh	Watchdog Timer Start Register	WDTS	XXh
000Fh	Watchdog Timer Control Register	WDC	00XXXXXb ⁽⁴⁾
0010h	Address Match Interrupt Register 0	RMAD0	00h
0011h			00h
0012h			X0h
0013h			
0014h	Address Match Interrupt Register 1	RMAD1	00h
0015h			00h
0016h			X0h
0017h			
0018h			
0019h	Voltage Detection Register 1 ^(5, 6)	VCR1	00001000b
0013h	Voltage Detection Register 1 (4/3) Voltage Detection Register 2 (5, 6)	VCR2	00h
001An	Chip Select Expansion Control Register ⁽⁶⁾	CSE	00h
001Bh		PLC0	
	PLL Control Register 0	PLCU	0001X010b
001Dh		5140	200/00000
001Eh	Processor Mode Register 2	PM2	XXX00000b
001Fh	Low Voltage Detection Interrupt Register ⁽⁶⁾	D4INT	00h
0020h	DMA0 Source Pointer	SAR0	XXh
0021h			XXh
0022h			XXh
0023h			
0024h	DMA0 Destination Pointer	DAR0	XXh
0025h			XXh
0026h			XXh
0027h			
0028h	DMA0 Transfer Counter	TCR0	XXh
0029h			XXh
002Ah			
002Bh			
002Dh	DMA0 Control Register	DM0CON	00000X00b
002Dh	DMA0 CONTION REGISTER	DIVICEON	000000000
002Dh 002Eh			
002Fh	DMA4 Gaussa Daistan	04.54	XXI
0030h	DMA1 Source Pointer	SAR1	XXh
0031h			XXh
0032h			XXh
0033h			
0034h	DMA1 Destination Pointer	DAR1	XXh
0035h			XXh
0036h			XXh
0037h			
0038h	DMA1 Transfer Counter	TCR1	XXh
0039h		-	XXh
003Ah			
003Bh			
003Dh	DMA1 Control Register	DM1CON	00000X00b
		DIVITCON	0000000
003Dh			
003Eh			
003Fh			

NOTES:

The blank areas are reserved and cannot be accessed by users. 1.

The PM00 and PM01 bits do not change at software reset, watchdog timer reset and oscillation stop detection reset.
 The CM20, CM21, and CM27 bits do not change at software reset, watchdog timer reset and oscillation stop detection reset.
 The WDC5 bit is "0" (cold start) immediately after power-on. I t can only be set to "1" in a program.
 This register does not change at software reset, watchdog timer reset and oscillation stop detection reset.
 This register in M16C/62PT cannot be used.
 X : Nothing is mapped to this bit



Table 4.2	SFR Information	(2) ⁽¹⁾
-----------	-----------------	----------------------------

Address	Register	Symbol	After Reset
0040h			
0041h			
0042h			
0043h			
0044h	INT3 Interrupt Control Register	INT3IC	XX00X000b
0045h	Timer B5 Interrupt Control Register	TB5IC	XXXXX000b
0046h	Timer B4 Interrupt Control Register, UART1 BUS Collision Detection Interrupt Control Register	TB4IC, U1BCNIC	XXXXX000b
0047h	Timer B3 Interrupt Control Register, UART0 BUS Collision Detection Interrupt Control Register	TB3IC, U0BCNIC	XXXXX000b
0048h	SI/O4 Interrupt Control Register, INT5 Interrupt Control Register	S4IC, INT5IC	XX00X000b
0049h	SI/O3 Interrupt Control Register, INT4 Interrupt Control Register	S3IC, INT4IC	XX00X000b
004Ah	UART2 Bus Collision Detection Interrupt Control Register	BCNIC	XXXXX000b
004Bh	DMA0 Interrupt Control Register	DM0IC	XXXXX000b
004Ch	DMA1 Interrupt Control Register	DM1IC	XXXXX000b
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
004Fh	UART2 Transmit Interrupt Control Register	S2TIC	XXXXX000b
0050h	UART2 Receive Interrupt Control Register	S2RIC	XXXXX000b
0051h	UARTO Transmit Interrupt Control Register	SOTIC	XXXXX000b
0052h	UARTO Receive Interrupt Control Register	SORIC	XXXXX000b
0053h	UART1 Transmit Interrupt Control Register	S1TIC	XXXXX000b
0054h	UART1 Receive Interrupt Control Register	S1RIC	XXXXX000b
0055h	Timer A0 Interrupt Control Register	TAOIC	XXXXX000b
0056h	Timer A1 Interrupt Control Register	TA1IC	XXXXX000b
0057h	Timer A2 Interrupt Control Register	TA2IC	XXXXX000b
0057h 0058h	Timer A3 Interrupt Control Register	TA3IC	XXXXX000b
0059h	Timer A4 Interrupt Control Register	TA4IC	XXXXX000b
005Ah	Timer B0 Interrupt Control Register	TBOIC	XXXXX000b
005Bh	Timer B1 Interrupt Control Register	TB1IC	XXXXX000b
005Ch	Timer B2 Interrupt Control Register	TB2IC	XXXXX000b
005Dh	INTO Interrupt Control Register	INTOIC	XX00X000b
005Dh 005Eh	INT1 Interrupt Control Register	INTIC	XX00X000b
005Fh	INT2 Interrupt Control Register	INT2IC	XX00X000b
0060h			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
0068h			
0069h			
006Ah			
006Bh			
006Ch			
006Dh			
006Eh			
006Fh			
0070h			
0071h			
0072h		1	
0073h			
0074h		1	
0075h			
0076h		1	
0077h		1	
0078h		1	
0079h			
007Ah			
007Bh		1	
007Ch		1	
007Dh			
007Eh			
007Fh			1

NOTES: 1. The blank areas are reserved and cannot be accessed by users.

Address Register Symbol 0080h	
0082h	-
0082h	
0083P	
000011	
0084h	
0085h	
0086h	
0087h	
to	
01AFh	
0180h	
0181h	
0182h	
01B3h	
	(XX00b
	XX0Xb
	101010
01B7h Flash Memory Control Register 0 ⁽²⁾ FMR0 00000	001b
01B8h Address Match Interrupt Register 2 RMAD2 00h	70010
01B9h 00h	
01BSh XXh	
01BBh Address Match Interrupt Enable Register 2 AIER2 XXXX	(XX00b
01BBh Address Match Interrupt Enable Register 2 Aler 2 AAAA 01BCh Address Match Interrupt Register 3 RMAD3 00h	.77000
01BDh RMAD3 00h	
01BEh XXh	
01C0h	
to act F	
024Fh	
0250h	
0251h	
0252h	
0253h	
0254h	
0255h	
0256h	
0257h	
0258h	
0259h	
025Ah	
025Bh	
025Ch	
025Dh	
025Eh Peripheral Clock Select Register PCLKR 00000)011b
025Fh 025Fh	
0260h	
to	
032Fh	
0330h	
0331h	
0332h	
0333h	
0334h	
0335h	
0336h	
0337h	
0338h	
0339h	
033Ah	
033Bh	
033Dh	

SFR Information (3) ⁽¹⁾ Table 4.3

NOTES:

The blank areas are reserved and cannot be accessed by users.
 This register is included in the flash memory version.

Table 4.4	SFR Information	(4) ⁽¹⁾
-----------	-----------------	---------------------------

Address	Register	Symbol	After Reset
0340h	Timer B3, 4, 5 Count Start Flag	Symbol TBSR	000XXXXb
0341h	Timer B3, 4, 5 Count Start hag	TBOR	000/////
0342h	Timer A1-1 Register	TA11	XXh
0343h			XXh
0344h	Timer A2-1 Register	TA21	XXh
0345h			XXh
0346h	Timer A4-1 Register	TA41	XXh
0347h	- ř		XXh
0348h	Three-Phase PWM Control Register 0	INVC0	00h
0349h	Three-Phase PWM Control Register 1	INVC1	00h
034Ah	Three-Phase Output Buffer Register 0	IDB0	00h
034Bh	Three-Phase Output Buffer Register 1	IDB1	00h
034Ch	Dead Time Timer	DTT	XXh
034Dh	Timer B2 Interrupt Occurrence Frequency Set Counter	ICTB2	XXh
034Eh			
034Fh			
0350h	Timer B3 Register	TB3	XXh
0351h			XXh
0352h	Timer B4 Register	TB4	XXh
0353h	Timer DF Degister	TDC	XXh
0354h 0355h	Timer B5 Register	TB5	XXh XXh
0355h 0356h			^^!!
0356h 0357h			
0358h			
0359h			
035Ah			
035Bh	Timer B3 Mode Register	TB3MR	00XX0000b
035Ch	Timer B4 Mode Register	TB4MR	00XX0000b
035Dh	Timer B5 Mode Register	TB5MR	00XX0000b
035Eh	Interrupt Factor Select Register 2	IFSR2A	00XXXXXb
035Fh	Interrupt Factor Select Register	IFSR	00h
0360h	SI/O3 Transmit/Receive Register	S3TRR	XXh
0361h			
0362h	SI/O3 Control Register	S3C	0100000b
0363h	SI/O3 Bit Rate Generator	S3BRG	XXh
0364h	SI/O4 Transmit/Receive Register	S4TRR	XXh
0365h			
0366h	SI/O4 Control Register	S4C	0100000b
0367h	SI/O4 Bit Rate Generator	S4BRG	XXh
0368h			
0369h			
036Ah			
036Bh			
036Ch	UARTO Special Mode Register 4	U0SMR4	00h
036Dh	UARTO Special Mode Register 3	U0SMR3	000X0X0Xb
036Eh	UARTO Special Mode Register 2	U0SMR2	X000000b
036Fh 0370h	UART0 Special Mode Register UART1 Special Mode Register 4	U0SMR U1SMR4	X000000b 00h
0370h	UART1 Special Mode Register 4 UART1 Special Mode Register 3	U1SMR4 U1SMR3	000X0X0Xb
0371h 0372h	UART1 Special Mode Register 3	U1SMR3	X000000b
0372h	UART1 Special Mode Register	U1SMR2	X000000b
0374h	UART2 Special Mode Register 4	U2SMR4	00h
0374n	UART2 Special Mode Register 3	U2SMR4	000X0X0Xb
0376h	UART2 Special Mode Register 3	U2SMR2	X000000b
0377h	UART2 Special Mode Register	U2SMR	X000000b
0378h	UART2 Transmit/Receive Mode Register	U2MR	00h
0379h	UART2 Bit Rate Generator	U2BRG	XXh
037Ah	UART2 Transmit Buffer Register	U2TB	XXh
037Bh			XXh
037Ch	UART2 Transmit/Receive Control Register 0	U2C0	00001000b
037Dh	UART2 Transmit/Receive Control Register 1	U2C1	00000010b
037Eh	UART2 Receive Buffer Register	U2RB	XXh

NOTES: 1. The blank areas are reserved and cannot be accessed by users.

Table 4.5 SFR I	Information (5) ⁽¹⁾
-----------------	--------------------------------

Address	Register	Symbol	After Reset
0380h	Count Start Flag	TABSR	00h
0381h	Clock Prescaler Reset Fag	CPSRF	0XXXXXXb
0382h	One-Shot Start Flag	ONSF	00h
0383h	Trigger Select Register	TRGSR	00h
0384h	Up-Down Flag	UDF	00h ⁽²⁾
0385h			
0386h	Timer A0 Register	TA0	XXh
0387h			XXh
0388h	Timer A1 Register	TA1	XXh
0389h	5		XXh
038Ah	Timer A2 Register	TA2	XXh
038Bh			XXh
038Ch	Timer A3 Register	TA3	XXh
038Dh		-	XXh
038Eh	Timer A4 Register	TA4	XXh
038Fh			XXh
0390h	Timer B0 Register	TB0	XXh
0391h		150	XXh
0392h	Timer B1 Register	TB1	XXh
0392h 0393h			XXh
0393h 0394h	Timer B2 Register	TB2	XXh
0395h			XXh
0395h 0396h	Timer A0 Mode Register	TAOMR	00h
0396h 0397h	Timer A0 Mode Register	TAUMR	00h
0397h 0398h	Timer A2 Mode Register	TATMR TA2MR	00h
0399h	Timer A3 Mode Register	TA3MR	00h
0399h 039Ah	Timer A4 Mode Register	TA3MR TA4MR	00h
039An 039Bh			
	Timer B0 Mode Register	TBOMR	00XX0000b
039Ch	Timer B1 Mode Register	TB1MR	00XX0000b
039Dh	Timer B2 Mode Register	TB2MR	00XX0000b
039Eh	Timer B2 Special Mode Register	TB2SC	XXXXXX00b
039Fh			
03A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
03A1h	UART0 Bit Rate Generator	U0BRG	XXh
03A2h	UART0 Transmit Buffer Register	U0TB	XXh
03A3h			XXh
03A4h	UART0 Transmit/Receive Control Register 0	UOCO	00001000b
03A5h	UART0 Transmit/Receive Control Register 1	U0C1	00XX0010b
03A6h	UART0 Receive Buffer Register	UORB	XXh
03A7h			XXh
03A8h	UART1 Transmit/Receive Mode Register	U1MR	00h
03A9h	UART1 Bit Rate Generator	U1BRG	XXh
03AAh	UART1 Transmit Buffer Register	U1TB	XXh
03ABh			XXh
03ACh	UART1 Transmit/Receive Control Register 0	U1C0	00001000b
03ADh	UART1 Transmit/Receive Control Register 1	U1C1	00XX0010b
03AEh	UART1 Receive Buffer Register	U1RB	XXh
03AFh			XXh
03B0h	UART Transmit/Receive Control Register 2	UCON	X000000b
03B1h	- U - · · ·		
03B2h			
03B3h			
03B4h			
03B5h			
03B6h			
03B7h			
03B8h	DMA0 Request Factor Select Register	DM0SL	00h
03B9h	Divido Request i ación Select Register	DIVIUSL	0011
03BAh	DMA1 Request Easter Select Register	DM1SL	looh
	DMA1 Request Factor Select Register	DMITSL	00h
03BBh			
03BCh	CRC Data Register	CRCD	XXh
03BDh			XXh
	CRC Input Register	CRCIN	XXh
03BEh 03BFh	CKC input Kegister	0110111	7041

NOTES:

The blank areas are reserved and cannot be accessed by users.
 Bit 5 in the Up-down flag is "0" by reset. However, The values in these bits when read are indeterminate.



Address	Register	Symbol	After Reset
03C0h	A/D Register 0	AD0	XXh
03C1h			XXh
03C2h	A/D Register 1	AD1	XXh
03C3h			XXh
03C4h	A/D Register 2	AD2	XXh
03C5h			XXh
03C6h	A/D Register 3	AD3	XXh
03C7h			XXh
03C8h 03C9h	A/D Register 4	AD4	XXh XXh
03C9n 03CAh	A/D Register 5	AD5	XXh
03CBh	A/D Register 5	AD5	XXh
03CCh	A/D Register 6	AD6	XXh
03CDh		7,80	XXh
03CEh	A/D Register 7	AD7	XXh
03CFh			XXh
03D0h			
03D1h			
03D2h			
03D3h			
03D4h	A/D Control Register 2	ADCON2	00h
03D5h			
03D6h	A/D Control Register 0	ADCON0	00000XXXb
03D7h	A/D Control Register 1	ADCON1	00h
03D8h	D/A Register 0	DA0	00h
03D9h			
03DAh	D/A Register 1	DA1	00h
03DBh			
03DCh	D/A Control Register	DACON	00h
03DDh			
03DEh	Port P14 Control Register ⁽³⁾	PC14	XX00XXXXb
03DFh	Pull-Up Control Register 3 (3)	PUR3	00h
03E0h	Port P0 Register	P0	XXh
03E1h 03E2h	Port P1 Register Port P0 Direction Register	P1 PD0	XXh 00h
03E2h	Port P1 Direction Register	PD0 PD1	00h
03E3h	Port P2 Register	P2	XXh
03E5h	Port P3 Register	P3	XXh
03E6h	Port P2 Direction Register	PD2	00h
03E7h	Port P3 Direction Register	PD3	00h
03E8h	Port P4 Register	P4	XXh
03E9h	Port P5 Register	P5	XXh
03EAh	Port P4 Direction Register	PD4	00h
03EBh	Port P5 Direction Register	PD5	00h
03ECh	Port P6 Register	P6	XXh
03EDh	Port P7 Register	P7	XXh
03EEh	Port P6 Direction Register	PD6	00h
03EFh	Port P7 Direction Register	PD7	00h
03F0h	Port P8 Register	P8	XXh
03F1h	Port P9 Register	P9	XXh
03F2h	Port P8 Direction Register	PD8	00X00000b
03F3h	Port P9 Direction Register	PD9	00h
03F4h	Port P10 Register	P10	XXh
03F5h	Port P11 Register ⁽³⁾	P11	XXh
03F6h	Port P10 Direction Register Port P11 Direction Register ⁽³⁾	PD10 PD11	00h 00h
03F7h 03F8h	Port P11 Direction Register (3)		XXh
03F8h 03F9h	Port P12 Register (3)	P12 P13	XXh
03F9h 03FAh	Port P12 Direction Register ⁽³⁾	P13 PD12	00h
03FBh	Port P12 Direction Register ⁽³⁾	PD12 PD13	00h
03FCh	Pull-Up Control Register 0	PD13 PUR0	00h
03FDh	Pull-Up Control Register 1	PUR1	00000000b (2)
			00000000 (=) 00000010b (2)
03FEh	Pull-Up Control Register 2	PUR2	00h

SFR Information (6) (1) Table 4.6

NOTES:

1. The blank areas are reserved and cannot be accessed by users.

At hardware reset 1 or hardware reset 2, the register is as follows:
 "0000000b" where "L" is inputted to the CNVSS pin
 "00000010b" where "H" is inputted to the CNVSS pin

At software reset, watchdog timer reset and oscillation stop detection reset, the register is as follows:

"00000000b" where the PM01 to PM00 bits in the PM0 register are "00b" (single-chip mode).
 "00000010b" where the PM01 to PM00 bits in the PM0 register are "01b" (memory expansion mode) or "11b" (microprocessor mode).

3. These registers do not exist in M16C/62P (80-pin version), and M16C/62PT (80-pin version).

5. Reset

Hardware reset 1, brown-out detection reset (hardware reset 2), software reset, watchdog timer reset and oscillation stop detection reset are available to reset the microcomputer.

5.1 Hardware Reset 1

The microcomputer resets pins, the CPU and SFR by setting the RESET pin. If the supply voltage meets the recommended operating conditions, the microcomputer resets all pins when an "L" signal is applied to the RESET pin (see **Table 5.1 Pin Status When RESET Pin Level is "L"**). The oscillation circuit is also reset and the main clock starts oscillation. The microcomputer resets the CPU and SFR when the signal applied to the RESET pin changes low ("L") to high ("H"). The microcomputer executes the program in an address indicated by the reset vector. The internal RAM is not reset. When an "L" signal is applied to the RESET pin while writing data to the internal RAM is in an indeterminate state.


Figure 5.1 shows an Example Reset Circuit. Figure 5.2 shows a Reset Sequence. Table 5.1 lists Pin Status When RESET Pin Level is "L". Figure 5.3 shows CPU Register Status After Reset. Refer to **4. Special Function Register (SFR)** for SFR states after reset.


5.1.1 Reset on a Stable Supply Voltage

- (1) Apply "L" to the $\overline{\text{RESET}}$ pin
- (2) Apply 20 or more clock cycles to the XIN pin
- (3) Apply an "H" signal to the $\overline{\text{RESET}}$ pin

5.1.2 Power-on Reset

- (1) Apply "L" to the $\overline{\text{RESET}}$ pin
- (2) Raise the supply voltage to the recommended operating level
- (3) Insert td(P-R) ms as wait time for the internal voltage to stabilize
- (4) Apply 20 or more clock cycles to the XIN pin
- (5) Apply "H" to the $\overline{\text{RESET}}$ pin





(IN td(P-R) More than 20 cycles are needed		
Microprocessor node BYTE = H		
RESET	BCLK 28cycles	
BCLK		Content of reset vector
Address		FFFFCh / FFFFDh / FFFFEh /
RD		
WR		
<u></u>		
Microprocessor node BYTE = L		Content of reset vector
Address		FFFFCh / FFFFEh / /
RD		
WR		
 CS0		
Single chip mode		FFFFCh Content of reset vector
Address		<u> </u>

Figure 5.2 Reset Sequence

Pin Name	Status				
	CNVSS = VSS	CNVSS = VCC1 ⁽¹⁾			
	CNV35 = V35	BYTE = VSS	BYTE = VCC1		
P0	Input port	Data input	Data input		
P1	Input port	Data input	Input port		
P2, P3, P4_0 to P4_3	Input port	Address output (underfined)	Address output (underfined)		
P4_4	Input port	CS0 output ("H" is output)	CS0 output ("H" is output)		
P4_5 to P4_7	Input port	Input port (Pulled high)	Input port (Pulled high)		
P5_0	Input port	WR output ("H" is output)	WR output ("H" is output)		
P5_1	Input port	BHE output (undefined)	BHE output (undefined)		
P5_2	Input port	RD output ("H" is output)	RD output ("H" is output)		
P5_3	Input port	BCLK output	BCLK output		
P5_4	Input port	HLDA output (The output	HLDA output (The output		
		value	value		
		depends on the input to the HOLD pin)	depends on the input to the HOLD pin)		
P5_5	Input port	HOLD input	HOLD input		
P5_6	Input port	ALE output ("L" is output)	ALE output ("L" is output)		
P5_7	Input port	RDY input	RDY input		
P6, P7, P8_0 to P8_4, P8_6, P8_7, P9, P10	Input port	Input port	Input port		
P11, P12, P13, P14_0, P14_1 ⁽²⁾	Input port	Input port	Input port		

 Table 5.1
 Pin Status When RESET Pin Level is "L"

NOTES:

1. Shown here is the valid pin state when the internal power supply voltage has stabilized after power on.

When CNVSS = VCC1, the pin state is indeterminate until the internal power supply voltage stabilizes.

2. P11, P12, P13, P14_0, P14_1 pins exist in 128-pin version.

5.2 Brown-out Detection Reset (Hardware Reset 2)

The microcomputer resets pins, the CPU or SFR by setting the built-in voltage detect circuit. The voltage detect circuit monitors the voltage applied to the VCC1 pin.

When the VC26 bit in the VCR2 register is set to "1" (reset level detect circuit enabled), the microcomputer resets pins, the CPU and SFR as soon as the voltage that is applied to the VCC1 pin drops to Vdet3 or below.

The microcomputer resets pins and it is in a reset state when the voltage that is applied to the VCC1 pin is Vdet3 or below. The microcomputer resets pins, CPU and SFR with Vdet3r or above and it executes the program from the address determined by the reset vector. The microcomputer executes the program after detecting Vdet3r and waiting td(S-R) ms. The same pins and registers are reset by the hardware reset 1 and brown-out detection reset (hardware reset 2), and are also placed in the same reset state.

The microcomputer cannot exit stop mode by the brown-out detection reset (hardware reset 2).

5.3 Software Reset

The microcomputer resets pins, the CPU and SFR when the PM03 bit in the PM0 register is set to "1" (microcomputer reset). Then the microcomputer executes the program in an address determined by the reset vector. Set the PM03 bit to "1" while the main clock is selected as the CPU clock and the main clock oscillation is stable. In the software reset, the microcomputer does not reset a part of the SFR. Refer to **4. Special Function Register (SFR)** for details.

Processor mode remains unchanged since the PM01 to PM00 bits in the PM0 register are not reset.

5.4 Watchdog Timer Reset

The microcomputer resets pins, the CPU and SFR when the CM06 bit in the CM0 register is set to "1" (reset) and the watchdog timer underflows. Then the microcomputer executes the program in an address determined by the reset vector.

In the watchdog timer reset, the microcomputer does not reset a part of the SFR. Refer to **4. Special Function Register (SFR)** for details. Processor mode remains unchanged since the PM01 to PM00 bits in the PM0 register are not reset.

5.5 Oscillation Stop Detection Reset

The microcomputer resets and stops pins, the CPU and SFR when the CM27 bit in the CM2 register is 0, if it detects main clock oscillation circuit stop. Refer to **10.6 Oscillation Stop and Re-oscillation Detect Function** for details.

In the oscillation stop detection reset, the microcomputer does not reset a part of the SFR. Refer to **4. Special Function Register (SFR)** for details. Processor mode remains unchanged since the PM01 to PM00 bits in the PM0 register are not reset.

5.6 Internal Space

Figure 5.3 shows CPU Register Status After Reset. Refer to **4. Special Function Register (SFR)** for SFR states after reset.




Figure 5.3 CPU Register Status After Reset

6. Voltage Detection Circuit


Note

The M16C/62PT do not use the voltage detection circuit.

However, the cold start-up/warm start-up determine function is available.

The voltage detection circuit consists of the reset level detection circuit and the low voltage detection circuit. The reset level detection circuit monitors the voltage applied to the VCC1 pin. The microcomputer is reset if the reset level detection circuit detects VCC1 is Vdet3 or below. This circuit is disabled when the microcomputer is in stop mode.

The voltage detection circuit also monitors the voltage applied to the VCC1 pin. The low voltage detection signal is generated when the low voltage detection circuit detects VCC1 is above or below Vdet4. This signal generates the low voltage detection interrupt. The VC13 bit in the VCR1 register determines whether VCC1 is above or below Vdet4. The voltage detection circuit is available when VCC1=5.0V.








Figure 6.1 Voltage Detection Circuit Block






	Symbol D4INT	Address 001Fh	After Reset 00h	
	Bit Symbol	Bit Name	Function	RW
	D40	Low Voltage Detection Interrupt Enable Bit ⁽⁵⁾	0 : Disable 1 : Enable	RW
	D41	STOP Mode Deactivation Control Bit ⁽⁴⁾	 0 : Disable (do not use the Low voltage detection interrupt to get out of stop mode) 1 : Enable (use the low voltage detection interrupt to get out of stop mode) 	RW
	D42	Voltage Change Detection Flag ⁽²⁾	0 : Not detected 1 : Vdet4 passing detection	RW ⁽³⁾
	 D43	WDT Overflow Detect Flag	0 : Not detected 1 : Detected	RW (3)
	DF0	Sampling Clock Select Bit	b5 b4 0 0 : CPU clock divided by 8	RW
	DF1		0 1 : CPU clock divided by 16 1 0 : CPU clock divided by 32 1 1 : CPU clock divided by 64	RW
	 (b7-b6)	Nothing is assigned. When w rite, s When read, their contents are "0".	et to "0".	_

- 4. If the low voltage detection interrupt needs to be used to get out of stop mode again after once used for that purpose, reset the D41 bit by writing a "0" and then a "1".
- 5. The D40 bit is effective when the VC27 bit = 1. To set the D40 bit to "1", set bits in the following order.
 - (a) Set the VC27 bit to "1".
 - (b) Wait for td(E-A) until the detection circuit is actuated.
 - (c) Wait for the sampling time. (See Table 6.2 Sampling Period.)
 - (d) Set the D40 bit to "1".





6.1 Low Voltage Detection Interrupt

If the D40 bit in the D4INT register is set to "1" (low voltage detection interrupt enabled), the low voltage detection interrupt request is generated when the voltage applied to the VCC1 pin is above or below Vdet4.

The low voltage detection interrupt shares the same interrupt vector with the watchdog timer interrupt and oscillation stop, re-oscillation detection interrupt.

Set the D41 bit in the D4INT register to "1" (enabled) to use the low voltage detection interrupt to exit stop mode. The D42 bit in the D4INT register is set to "1" as soon as the voltage applied to the VCC1 pin reaches Vdet4 due to the voltage rise and voltage drop. When the D42 bit changes "0" to "1", the low voltage detection interrupt request

is generated. Set the D42 bit to "0" by program. However, when the D41 bit is set to "1" and the microcomputer is in stop mode, the low voltage detection interrupt request is generated regardless of the D42 bit state if the voltage applied to the VCC1 pin is detected to be above Vdet4. The microcomputer then exits stop mode.

 Table 6.1 shows Low Voltage Detection Interrupt Request Generation Conditions.

The DF1 to DF0 bits in the D4INT register determine the sampling period that detects the voltage applied to the VCC1 pin reaches Vdet4. Table 6.2 shows the Sampling Periods.

 Table 6.1
 Low Voltage Detection Interrupt Request Generation Conditions

Operating Mode	VC27 Bit	D40 Bit	D41 Bit	D42 Bit	CM02 Bit	VC13 Bit
Normal Operating			_	0 to 1		0 to 1 ⁽³⁾
Mode ⁽¹⁾				0101		1 to 0 ⁽³⁾
	1	1	_	0 to 1	0	0 to 1 ⁽³⁾
Wait Mode ⁽²⁾	I	I		0101	0	1 to 0 ⁽³⁾
			1	_	1	0 to 1
Stop Mode ⁽²⁾			Ι	_	0	0 to 1

-: "0"or "1"

1. The status except the wait mode and stop mode is handled as the normal mode. (Refer to **10. Clock Generation Circuit**)


2. Refer to 6.2 Limitations on Exiting Stop Mode, 6.3 Limitations on Exiting Wait Mode.

3. An interrupt request for voltage reduction is generated a sampling time after the value of the VC13 bit has changed.

See the Figure 6.6 Low Voltage Detection Interrupt Generation Circuit Operation Example for details.


Table 6.2Sampling Periods

CPU Clock	Sampling Clock (µs)			
(D4INT clock)	DF1 to DF0=00	DF1 to DF0=01	DF1 to DF0=10	DF1 to DF0=11
(MHz)	(CPU clock divided by 8)	(CPU clock divided by 16)	(CPU clock divided by 32)	(CPU clock divided by 64)
16	3.0	6.0	12.0	24.0





Low Voltage detection Interrupt Generation Block



6.2 Limitations on Exiting Stop Mode

The low voltage detection interrupt is immediately generated and the microcomputer exits stop mode if the CM10 bit in the CM1 register is set to "1" under the conditions below.

- the VC27 bit in the VCR2 register is set to "1" (low voltage detection circuit enabled),
- the D40 bit in the D4INT register is set to "1" (low voltage detection interrupt enabled),
- the D41 bit in the D4INT register is set to "1" (low voltage detection interrupt is used to exit stop mode), and
- the voltage applied to the VCC1 pin is higher than Vdet4 (the VC13 bit in the VCR1 register is "1")

If the microcomputer is set to enter stop mode when the voltage applied to the VCC1 pin drops below Vdet4 and to exit stop mode when the voltage applied rises to Vdet4 or above, set the CM10 bit to "1" when VC13 bit is "0" (VCC1 < Vdet4).

6.3 Limitations on Exiting Wait Mode

The low voltage detection interrupt is immediately generated and the microcomputer exits wait mode If WAIT instruction is executed under the conditions below.

- the CM02 bit in the CM0 register is set to "1" (stop peripheral function clock),
- the VC27 bit in the VCR2 register is set to "1" (low voltage detection circuit enabled),
- the D40 bit in the D4INT register is set to "1" (low voltage detection interrupt enabled),
- the D41 bit in the D4INT register is set to "1" (low voltage detection interrupt is used to exit wait mode), and
 the voltage applied to the VCC1 pin is higher than Vdet4 (the VC13 bit in the VCR1 register is "1")

If the microcomputer is set to enter wait mode when the voltage applied to the VCC1 pin drops below Vdet4 and to exit wait mode when the voltage applied rises to Vdet4 or above, perform WAIT instruction when VC13 bit is "0" (VCC1 < Vdet4).

6.4 Cold Start-up / Warm Start-up Determine Function

As for the cold start-up/warm start-up determine function, the WDC5 flag in the WDC register determines either cold start-up (reset process) when power-on or warm start-up (reset process) when reset signal is applied during the microcomputer running.

Default value of the WDC5 bit is "0" (cold start-up) when power-on. It is set to "1" (warm start-up) by writing desired values to the WDC register. The WDC bit is not reset, regardless of a software reset or a reset operation. Figure 6.7 shows Cold Start-up/Warm Start-up Determine Function Block Diagram. Figure 6.8 shows the Cold Start-up/Warm Start-up Determine Function Example. Figure 6.9 shows WDC Register.







Figure 6.7 Cold Start-up/Warm Start-up Determine Function Block Diagram







7. Processor Mode

Note

The M16C/62P (80-pin version) and M16C/62PT do not use memory expansion mode, and microprocessor mode.

7.1 Types of Processor Mode

Three processor modes are available to choose from: single-chip mode, memory expansion mode, and microprocessor mode. Table 7.1 shows the Features of Processor Modes.

Table 7.1 Features of Processor Modes

Processor Modes	Access Space	Pins which are Assigned I/O Ports
Single-Chip Mode	SFR, Internal RAM, Internal ROM	All pins are I/O ports or peripheral function I/O
		pins
Memory Expansion	SFR, Internal RAM, Internal ROM,	Some pins serve as bus control pins ⁽¹⁾
Mode	External Area ⁽¹⁾	
Microprocessor	SFR, Internal RAM, External Area	Some pins serve as bus control pins ⁽¹⁾
Mode	(1)	

NOTES:

1. Refer to 8. Bus.

7.2 Setting Processor Modes

Processor mode is set by using the CNVSS pin and the PM01 to PM00 bits in the PM0 register. Table 7.2 shows the Processor Mode After Hardware Reset. Table 7.3 shows the PM01 to PM00 Bits Set Values and Processor Modes.

Table 7.2	Processor Mode After Hardware Reset
-----------	-------------------------------------

CNVSS Pin Input Level	Processor Modes
VSS	Single-Chip Mode
VCC1 ^(1, 2)	Microprocessor Mode

NOTES:

- If the microcomputer is reset in hardware by applying VCC1 to the CNVSS pin (hardware reset 1 or brown-out detection reset (hardware reset 2)), the internal ROM cannot be accessed regardless of PM10 to PM00 bits.
- 2. The multiplexed bus cannot be assigned to the entire \overline{CS} space.

Table 7.3PM01 to PM00 Bits Set Values and Processor Modes

PM01 to PM00 Bits	Processor Modes
00b	Single-Chip Mode
01b	Memory Expansion Mode
10b	Do not set
11b	Microprocessor Mode

Rewriting the PM01 to PM00 bits places the microcomputer in the corresponding processor mode regardless of whether the input level on the CNVSS pin is "H" or "L". Note, however, that the PM01 to PM00 bits cannot be rewritten to "01b" (memory expansion mode) or "11b" (microprocessor mode) at the same time the PM07 to PM02 bits are rewritten. Note also that these bits cannot be rewritten to enter microprocessor mode in the internal ROM, nor can they be rewritten to exit microprocessor mode in areas overlapping the internal ROM.

If the microcomputer is reset in hardware by applying VCC1 to the CNVSS pin (hardware reset 1 or brown-out detection reset (hardware reset 2)), the internal ROM cannot be accessed regardless of PM01 to PM00 bits.

Figures 7.1 and 7.2 show the PM0 Register and PM1 Register. Figure 7.3 show the Memory Map in Single Chip Mode.

		Register 0 ⁽¹⁾			
b7 b6 b5 b4 b3	6 b3 b2 b1 b	o Symbol PM0	Address 0004h	After Reset 00000000b (CNVSS pin = L) 00000011b (CNVSS pin = H)	
		Bit Symbol	Bit Name	Function	RW
		PM00	Processor Mode Bit ⁽⁴⁾	^{b1 b0} 0 0 : Single-chip mode	RW
				0 1 : Memory expansion mode 1 0 : Do not set 1 1 : Microprocessor mode	RW
		PM02	R/W Mode Select Bit ⁽²⁾	0 : RD, BHE, WR 1 : RD, WRH, WRL	RW
		PM03	Softw are Reset Bit	Setting this bit to "1" resets the microcomputer. When read, its content is "0".	RW
			Multiplexed Bus Space Select Bit ⁽²⁾	^{b5 b4} 0 0 : Multiplexed bus is unused (Separate bus in the entire CS space) 0 1 : Allocated to CS2 space	RW
		PM05		1 0 : Allocated to CS1 space 1 1 : Allocated to the entire CS space ⁽³⁾	RW
			Port P4_0 to P4_3 Function Select Bit ⁽²⁾	0 : Address output 1 : Port function (Address is not output)	RW
			BCLK Output Disable Bit ⁽²⁾	0 : BCLK is output 1 : BCLK is not output (Pin is left high-impedance)	RW

NOTES :


- 1. Write to this register after setting the PRC1 bit in the PRCR register to "1" (write enable).
- 2. Effective when the PM01 to PM00 bits are set to "01b" (memory expansion mode) or "11b" (microprocessor mode).
- 3. To set the PM01 to PM00 bits are "01b" and the PM05 to PM04 bits are "11b" (multiplexed bus assigned to the entire CS space), apply an "H" signal to the BYTE pin (external data bus is 8 bits wide). While the CNVSS pin is held "H" (= VCC1), do not rew rite the PM05 to PM04 bits to "11b" after reset. If the PM05 to PM04 bits are set to "11b" during memory expansion mode, P3_1 to P3_7 and P4_0 to P4_3 become

I/O ports, in w hich case the accessible area for each CS is 256 bytes.
The PM01 to PM00 bits do not change at softw are reset, w atchdog timer reset and oscillation stop detection reset.


Figure 7.1 PM0 Register

Processo	or Mode	e Register 1	(1)		
b7 b6 b5 b4 b	o3 b2 b1 b0				
0		Symbol	Address	After Reset	
\mathbf{L}	╷┸╷┸╷┸╷	PM1	0005h	0X001000b	
			1		DIA
		Bit Symbol	Bit Name	Function	RW
		PM10	CS2 Area Sw itch Bit (Data Block Enable Bit) ⁽²⁾	0 : 08000h to 26FFFh (Block A disable) 1 : 10000h to 26FFFh (Block A enable)	RW
		PM11	Port P3_7 to P3_4 Function Select Bit ⁽³⁾	0 : Address output 1 : Port function	RW
		PM12	Watchdog Timer Function Select Bit	0 : Watchdog timer interrupt 1 : Watchdog timer reset ⁽⁴⁾	RW
		PM13	Internal Reserved Area Expansion Bit ⁽⁶⁾	(NOTE 7)	RW
		- PM14	Memory Area Expansion Bit ⁽³⁾	^{b5 b4} 0 0 : 1-Mbyte mode (Do not expand) 0 1 : Do not set	RW
		• PM15		1 0 : Do not set 1 1 : 4-Mbyte mode	RW
		(b6)	Reserved Bit	Set to "0".	RW
		PM17	Wait Bit ⁽⁵⁾	0 : No w ait state 1 : With w ait state (1 w ait)	RW
2. Set ena In a	te to this the PM1 abled or c	0 bit to "0" for lisabled. Whe he PM10 bit is	en the PM10 bit is set to "1", 0F000h to	ter to "1" (w rite enable). / version, the PM10 bit controls w hether Bl 0FFFFh can be used as internal ROM area. 01 bit in the FMR0 register is set to "1" (CPI	
	ective w	,	to PM00 bits are set to "01b" (memory	expansion mode) or "11b" (microprocesso	r
4. PM1	12 bit is s	set to "1" by w	riting a "1" in a program (w riting a "0"	has no effect).	
inte Whe	ernal RON en PM17	/I. bit is set to "1		nserted w hen accessing the internal RAM, the CSiW bit in the CSR register (i=0 to 3) to	
•	thwaits	,			
			ally set to "1" when the FIVIRU1 bit in th ged by the PM13 bit as listed in the tabl	e FMR0 register is "1" (CPU rew rite mode).	
-	ss Area		PM13=0	PM13=1	
Acces	RAM	I In to Addrog	sses 00400h to 03FFFh (15 Kbytes)	The entire area is usable	
Interna	al		sses D0000h to FFFFFh (192 Kbytes)	The entire area is usable	
	ROW	op to Addres	SSES DUUUUI IU FFFFII (192 NDYLES)		
Ext	ternal		000h to 07FFFh are usable 000h to CFFFFh are usable	Address 04000h to 07FFFh are reserved Address 80000h to CFFFFh are reserved	

(Memory expansion mode)



Rev.2.41 Jan 10, 2006 Page 57 of 390 RENESAS REJ09B0185-0241



2. If PM13 bit is set to "0", 15 Kbytes of the internal RAM and 192 Kbytes of the internal ROM can be used.



Memory Map in Single Chip Mode

8. Bus

Note

The M16C/62P (80-pin version) and M16C/62PT do not use bus control pins.

During memory expansion or microprocessor mode, some pins serve as the bus control pins to perform data input/ output to and from external devices. These bus control pins include A0 to A19, D0 to D15, $\overline{CS0}$ to $\overline{CS3}$, \overline{RD} , $\overline{WRL}/\overline{WR}$, $\overline{WRH/BHE}$, ALE, \overline{RDY} , \overline{HOLD} , \overline{HLDA} and BCLK.

8.1 Bus Mode

The bus mode, either multiplexed or separate, can be selected using the PM05 to PM04 bits in the PM0 register. Table 8.1 shows the Difference Between a Separate Bus and Multiplexed Bus.

8.1.1 Separate Bus

In this bus mode, data and address are separate.

8.1.2 Multiplexed Bus

In this bus mode, data and address are multiplexed.

8.1.2.1 When the input level on BYTE pin is high (8-bit data bus)

D0 to D7 and A0 to A7 are multiplexed.

8.1.2.2 When the input level on BYTE pin is low (16-bit data bus)

D0 to D7 and A1 to A8 are multiplexed. D8 to D15 are not multiplexed. Do not use D8 to D15. External devices connecting to a multiplexed bus are allocated to only the even addresses of the microcomputer. Odd addresses cannot be accessed.

Table 8.1 Difference Between a Separate Bus and Multiplexed Bus

Pin Name ⁽¹⁾	Separate Bus	Multiplex Bus		
Fininanie	Separate Dus	BYTE = H	BYTE = L	
P0_0 to P0_7/D0 to D7	D0 to D7	(NOTE 2)	(NOTE 2)	
P1_0 to P1_7/D8 to D15	D8 to D15	I/O Port P1_0 to P1_7	(NOTE 2)	
P2_0/A0 (/D0/-)	A0 X	X A0 X D0 X	X A0 X	
P2_1 to P2_7/A1 to A7 (/D1 to D7/D0 to D6)	A1 to A7	A1 to A7 D1 to D7	A1 to A7 D0 to D6	
P3_0/A8 (/-/D7)	X A8 X	× A8	A8 D7	

NOTES:

- 1. See **Table 8.6 Pin Functions for Each Processor Mode** for bus control signals other than the above. Setting Processor Modes.
- 2. It changes with a setup of PM05 to PM04, and area to access.

See Table 8.6 Pin Functions for Each Processor Mode for details.

8.2 Bus Control

The following describes the signals needed for accessing external devices and the functionality of software wait.

8.2.1 Address Bus

The address bus consists of 20 lines, A0 to A19. The address bus width can be chosen to be 12, 16 or 20 bits by using the PM06 bit in the PM0 register and the PM11 bit in the PM1 register. Table 8.2 shows the PM06 and PM11 Bits Set Value and Address Bus Width.

Set Value ⁽¹⁾	Pin Function	Address Bus Width			
PM11=1	P3_4 to P3_7	12 bits			
PM06=1	P4_0 to P4_3				
PM11=0	A12 to A15	16 bits			
PM06=1	P4_0 to P4_3				
PM11=0	A12 to A15	20 bits			
PM06=0	A16 to A19				

 Table 8.2
 PM06 and PM11 Bits Set Value and Address Bus Width

NOTES:

1. No values other than those shown above can be set.

When processor mode is changed from single-chip mode to memory extension mode, the address bus is indeterminate until any external area is accessed.

8.2.2 Data Bus

When input on the BYTE pin is high (data bus is 8 bits wide), 8 lines D0 to D7 comprise the data bus; when input on the BYTE pin is low(data bus is 16 bits wide), 16 lines D0 to D15 comprise the data bus. Do not change the input level on the BYTE pin while in operation.


8.2.3 Chip Select Signal


The chip select (hereafter referred to as the \overline{CSi}) signals are output from the \overline{CSi} (i = 0 to 3) pins. These pins can be chosen to function as I/O ports or as \overline{CS} by using the CSi bit in the CSR register. Figure 8.1 shows the CSR Register.

During 1-Mbyte mode, the external area can be separated into up to 4 by the \overline{CSi} signal which is output from the \overline{CSi} pin. During 4-Mbyte mode, \overline{CSi} signal or bank number is output from the \overline{CSi} pin. Refer to 9. Memory Space Expansion Function. Figure 8.2 shows the Example of Address Bus and \overline{CSi} Signal Output in 1-Mbyte mode.

		,		iress	After Reset	
		CS		08h	0000001b	
		Bit Symbol	Bit Name	0 · Chin agler	Function	RW
		CS0	CS0 Output Enable Bit	(function	ct output disabled s as I/O port)	RW
	CS1 CS2	CS1	CS1 Output Enable Bit	1 : Chip selec	1 : Chip select output enabled	RW
		CS2	CS2 Output Enable Bit			RW
		CS3	CS3 Output Enable Bit			RW
		CS0W	CS0 Wait Bit	0 : With w ait 1 : Without w	state ait state ^(1, 2, 3)	RW
		CS1W	CS1 Wait Bit			RW
		CS2W	CS2 Wait Bit			RW
		CS3W	CS3 Wait Bit			RW

3. When the CSiW bit = 0 (with w ait state), the number of w ait states can be selected using the CSE1W to CSE10W bits in the CSE register.







Example of Address Bus and CSi Signal Output in 1-Mbyte mode

8.2.4 **Read and Write Signals**

When the data bus is 16 bits wide, the read and write signals can be chosen to be a combination of $\overline{\text{RD}}$, $\overline{\text{BHE}}$ and \overline{WR} or a combination of \overline{RD} , \overline{WRL} and \overline{WRH} by using the PM02 bit in the PM0 register. When the data bus is 8 bits wide, use a combination of $\overline{\text{RD}}$, $\overline{\text{WR}}$ and $\overline{\text{BHE}}$.

Table 8.3 shows the Operation of RD, WRL, and WRH Signals. Table 8.4 shows the Operation of RD, WRL, and **BHE** Signals.

Data Bus Width	RD	WRL	WRH	Status of External Data Bus
16-bit	L	Н	Н	Read data
(BYTE pin input = L)	Н	L	Н	Write 1 byte of data to an even address
	Н	Н	L	Write 1 byte of data to an odd address
	Н	L	L	Write data to both even and odd addresses

Table 8.4	Operation of RD, WRL and BHE Signals
-----------	---

-				-	
Data Bus Width	RD	WRL	BHE	A0	Status of External Data Bus
16-bit	Н	L	L	Н	Write 1 byte of data to an odd address
(BYTE pin input = L)	L	Н	L	Н	Read 1 byte of data from an odd address
	Н	L	Н	L	Write 1 byte of data to an even address
	L	Н	Н	L	Read 1 byte of data from an even address
	Н	L	L	L	Write data to both even and odd addresses
	L	Н	L	L	Read data from both even and odd addresses
8-bit	Н	L	Not used	H or L	Write 1 byte of data
(BYTE pin input = H)	L	Н	Not used	H or L	Read 1 byte of data

ALE Signal 8.2.5

The ALE signal latches the address when accessing the multiplex bus space. Latch the address when the ALE signal falls.


When BYTE Pin Input = H	When BYTE Pin Input = L
A0/D0 to A7/D7 Address Data	X A0 Address
A8 to A19 Address ⁽¹⁾	A1/D0 to A8/D7 Address Data
	A9 to A19 Address
NOTES : 1. If the entire CS space is assigned a multiplexed bus Figure 8.3 ALE Signal Address Bus Data I	, these pins function as I/O ports.

8.2.6 RDY Signal

This signal is provided for accessing external devices which need to be accessed at low speed. If input on the $\overline{\text{RDY}}$ pin is asserted low at the last falling edge of BCLK of the bus cycle, one wait state is inserted in the bus cycle. While in a wait state, the following signals retain the state in which they were when the $\overline{\text{RDY}}$ signal was acknowledged.

A0 to A19, D0 to D15, CS0 to CS3, RD, WRL, WRH, WR, BHE, ALE, HLDA

Then, when the input on the $\overline{\text{RDY}}$ pin is detected high at the falling edge of BCLK, the remaining bus cycle is executed. Figure 8.4 shows Example in which the Wait State was Inserted into Read Cycle by $\overline{\text{RDY}}$ Signal. To use the $\overline{\text{RDY}}$ signal, set the corresponding bit (CS3W to CS0W bits) in the CSR register to "0" (with wait state). When not using the $\overline{\text{RDY}}$ signal, the $\overline{\text{RDY}}$ pin must be pulled-up.



8.2.7 HOLD Signal

This signal is used to transfer control of the bus from the CPU or DMAC to an external circuit. When the input on $\overline{\text{HOLD}}$ pin is pulled low, the microcomputer is placed in a hold state after the bus access then in process finishes. The microcomputer remains in the hold state while the $\overline{\text{HOLD}}$ pin is held low, during which time the $\overline{\text{HLDA}}$ pin outputs a low-level signal.

Table 8.5 shows the Microcomputer Status in Hold State.

Bus-using priorities are given to HOLD, DMAC, and CPU in order of decreasing precedence. However, if the CPU is accessing an odd address in word units, the DMAC cannot gain control of the bus during two separate accesses.

HOLD > DMAC > CPU

Figure 8.5 Bus-Using Priorities

Item		Status
BCLK		Output
A0 to A19, D0 to D15, $\overline{CS0}$ to $\overline{CS3}$, \overline{RD} , \overline{WRL} , \overline{WRH} , \overline{WR} , \overline{BHE}		High-impedance
I/O ports	P0, P1, P3, P4 ⁽²⁾	High-impedance
	P6 to P14 ⁽¹⁾	Maintains status when HOLD signal is received
HLDA		Output "L"
Internal Peripheral Circuits		ON (but watchdog timer stops) ⁽³⁾
ALE Signal		Undefined

Table 8.5 Microcomputer Status in Hold State

NOTES:

- 1. P11 to P14 are included in the 128-pin version.
- 2. When I/O port function is selected.
- 3. The watchdog timer dose not stop when the PM22 bit in the PM2 register is set to "1" (the count source for the watchdog timer is the on-chip oscillator clock).

8.2.8 8.2.8 BCLK Output

If the PM07 bit in the PM0 register is set to "0" (output enable), a clock with the same frequency as that of the CPU clock is output as BCLK from the BCLK pin. Refer to **10.2 CPU Clock and Peripheral Function Clock**.

Proces	rocessor Mode Memory Expansion Mode or Microprocessor Mode							
PM05 to PM04 bits		00b(separate bus) bits		others are for se 10b(CS1 is for r	01b(CS2 is for multiplexed bus and others are for separate bus) 10b(CS1 is for multiplexed bus and others are for separate bus)			
Data Bus V Pin	Width BYTE	8 bits "H"	16 bits "L"	8 bits "H"	16 bits "L"	8 bits "H"		
P0_0 to P0)_7	D0 to D7	D0 to D7	D0 to D7 ⁽⁴⁾	D0 to D7 ⁽⁴⁾	I/O ports		
P1_0 to P1	1_7	I/O ports	D8 to D15	I/O ports	D8 to D15 (4)	I/O ports		
P2_0		A0	A0	A0/D0 ⁽²⁾	A0	A0/D0		
P2_1 to P2	2_7	A1 to A7	A1 to A7	A1 to A7 /D1 to D7 ⁽²⁾	A1 to A7 /D0 to D6 ⁽²⁾	A1 to A7 /D1 to D7		
P3_0		A8	A8	A8	A8/D7 ⁽²⁾	A8		
P3_1 to P3	3_3	A9 to A11	·			I/O ports		
P3_4 to	PM11=0	A12 to A15				I/O ports		
P3_7	PM11=1	I/O ports	I/O ports					
P4_0 to	PM06=0		A16 to A19					
P4_3	PM06=1		I/O ports					
_	CS0=0	I/O ports						
	CS0=1	CS0						
P4_5	CS1=0	I/O ports						
	CS1=1	CS1						
P4_6	CS2=0	I/O ports						
	CS2=1	CS2						
P4_7	CS3=0	I/O ports						
	CS3=1	CS3						
P5_0	PM02=0	WR						
	PM02=1	_ (3)	WRL	_ (3)	WRL	_ (3)		
P5_1	PM02=0	BHE	1	I		1		
	PM02=1	_ (3)	WRH	_ (3)	WRH	_ (3)		
P5_2	I	RD	I	I		I		
 P5_3		BCLK						
 P5_4		HLDA						
P5_5		HOLD						
P5_6		ALE						
P5_7		RDY						
			arinharal function					

 Table 8.6
 Pin Functions for Each Processor Mode

I/O ports : Function as I/O ports or peripheral function I/O pins. NOTES:

- 1. To set the PM01 to PM00 bits are set to "01b" and the PM05 to PM04 bits are set to "11b" (multiplexed bus assigned to the entire CS space), apply "H" to the BYTE pin (external data bus 8 bits wide). While the CNVSS pin is held "H" (= VCC1), do not rewrite the PM05 to PM04 bits to "11b" after reset. If the PM05 to PM04 bits are set to "11b" during memory expansion mode, P3_1 to P3_7 and P4_0 to P4_3 become I/O ports, in which case the accessible area for each CS is 256 bytes.
- 2. In separate bus mode, these pins serve as the address bus.
- 3. If the data bus is 8 bits wide, make sure the PM02 bit is set to "0" (RD, BHE, WR).
- 4. When accessing the area that uses a multiplexed bus, these pins output an indeterminate value during a write.

8.2.9 External Bus Status When Internal Area Accessed

Table 8.7 shows the External Bus Status When Internal Area Accessed.

Table 8.7 External Bus Status When Internal Area Accessed

lte	em	SFR Accessed	Internal ROM, RAM Accessed
A0 to A19		Address output	Maintain status before accessed address of external area or SFR
D0 to D15 When Read		High-impedance	High-impedance
	When Write	Output data	Undefined
RD, WR, WRL, WRH		RD, WR, WRL, WRH output	Output "H"
BHE		BHE output	Maintain status before accessed status of external area or SFR
CS0 to CS3		Output "H"	Output "H"
ALE		Output "L"	Output "L"

8.2.10 Software Wait

Software wait states can be inserted by using the PM17 bit in the PM1 register, the CS0W to CS3W bits in the CSR register, and the CSE register. The SFR area is unaffected by these control bits. This area is always accessed in 2 BCLK or 3 BCLK cycles as determined by the PM20 bit in the PM2 register. See **Table 8.8 Bit and Bus Cycle Related to Software Wait** for details.

To use the $\overline{\text{RDY}}$ signal, set the corresponding CS3W to CS0W bit to "0" (with wait state). Figure 8.6 shows the CSE Register. Table 8.8 shows the Bit and Bus Cycle Related to Software Wait. Figure 8.7 and 8.8 show the Typical Bus Timings Using Software Wait.

b7 b6 b5 b4	b3 b2 b1 b0				
		Symbol	Address	After Reset	
		CSE	001Bh	00h	
		Bit Symbol	Bit Name	Function	RW
	L	CSE00W	t Expansion Bit ⁽¹⁾	^{b1 b0} 0 0 : 1 w ait	RW
		CSE01W		0 1 : 2 w aits 1 0 : 3 w aits 1 1 : Do not set	RW
		CSE10W CS1 Wai	t Expansion Bit ⁽¹⁾	^{b3 b2} 0 0 : 1 w ait	RW
		CSE11W		0 1 : 2 w aits 1 0 : 3 w aits 1 1 : Do not set	RW
		CSE20W CS2 Wai	t Expansion Bit ⁽¹⁾	^{b5 b4} 0 0 : 1 w ait	RW
		CSE21W		0 1 : 2 w aits 1 0 : 3 w aits 1 1 : Do not set	RW
		CSE30W	t Expansion Bit ⁽¹⁾	^{b7 b6} 0 0 : 1 w ait	RW
		CSE31W		0 1 : 2 w aits 1 0 : 3 w aits 1 1 : Do not set	RW

 Set the CSiW bit (i = 0 to 3) in the CSR register to "0" (with w ait state) before w riting to the CSE1W to CSE0W bits. If the CSiW bit needs to be set to "1" (without w ait state), set the CSE1W to CSE0W bits to "00b" before setting it.

Figure 8.6 CSE Register

-							
Area	Bus Mode	PM2 Register PM20 Bit	PM1 Register PM17 Bit ⁽⁵⁾	CSR Register CS3W Bit ⁽¹⁾ CS2W Bit ⁽¹⁾ CS1W Bit ⁽¹⁾ CS0W Bit ⁽¹⁾	CSE Register CSE31W to CSE30W Bit CSE21W to CSE20W Bit CSE11W to CSE10W Bit CSE01W to CSE00W Bit	Software Wait	Bus Cycle
SFR	-	1	-	-	-	-	2 BCLK cycles (3)
	-	0	_	-	-	-	3 BCLK cycles (3)
Internal	-	-	0	-	-	No wait	1 BCLK cycle (4)
RAM, ROM	_	-	1	_	_	1 wait	2 BCLK cycles
External Area	Separate Bus	_	0	1	00b	No wait	1 BCLK cycle (read) 2 BCLK cycles (write)
		-	-	0	00b	1 wait	2 BCLK cycle (4)
		-	-	0	01b	2 waits	3 BCLK cycles
		-	-	0	10b	3 waits	4 BCLK cycle
		-	1	0	00b	1 wait	2 BCLK cycle
	Multiplexed	-	-	0	00b	1 wait	3 BCLK cycles
	Bus ⁽²⁾	-	-	0	01b	2 waits	3 BCLK cycles
		-	-	0	10b	3 waits	4 BCLK cycles
		-	1	0	00b	1 wait	3 BCLK cycles

 Table 8.8
 Bit and Bus Cycle Related to Software Wait

NOTES:

- 1. To use the \overline{RDY} signal, set this bit to "0".
- 2. To access in multiplexed bus mode, set the corresponding bit of CS0W to CS3W to "0" (with wait state).
- 3. When the selected CPU clock source is the PLL clock, the number of wait cycles can be altered by the PM20 bit in the PM2 register. When using a 16 MHz or higher PLL clock, be sure to set the PM20 bit to "0" (2 wait cycles).
- 4. After reset, the PM17 bit is set to "0" (without wait state), all of the CS0W to CS3W bits are set to "0" (with wait state), and the CSE register is set to "00h" (one wait state for CS0 to CS3). Therefore, the internal RAM and internal ROM are accessed with no wait states, and all external areas are accessed with one wait state.
- 5. When PM17 bit is set to "1" and accesses an external area, set the CSiW (i=0 to 3) bits to "0" (with wait state).





Figure 8.7 Typical Bus Timings Using Software Wait (1)



9. Memory Space Expansion Function

Note

The M16C/62P (80-pin version) and M16C/62PT do not use the memory space expansion function.

The following describes a memory space extension function.

During memory expansion or microprocessor mode, the memory space expansion function allows the access space to be expanded using the appropriate register bits.

Table 9.1 shows The Way of Setting Memory Space Expansion Function, Memory Space.

Table 9.1 The Way of Setting Memory Space Expansion Function, Memory Space
--

Memory Space Expansion Function	How to Set (PM15 to PM14)	Memory Space
1-Mbyte Mode	00b	1 Mbyte (no expansion)
4-Mbyte Mode	11b	4 Mbytes

9.1 1-Mbyte Mode

In this mode, the memory space is 1 Mbytes. In 1-Mbyte mode, the external area to be accessed is specified using the \overline{CSi} (i = 0 to 3) signals (hereafter referred to as the \overline{CSi} area). Figures 9.2 to 9.3 show the Memory Mapping and \overline{CS} Area in 1-Mbyte mode.

9.2 4-Mbyte Mode

In this mode, the memory space is 4 Mbytes. Figure 9.1 shows the DBR Register. The BSR2 to BSR0 bits in the DBR register select a bank number which is to be accessed to read or write data. Setting the OFS bit to "1" (with offset) allows the accessed address to be offset by 40000h.

In 4-Mbyte mode, the \overline{CSi} (i=0 to 3) pin functions differently for each area to be accessed.


9.2.1 9.2.1 Addresses 04000h to 3FFFFh, C0000h to FFFFFh


• The CSi signal is output from the \overline{CSi} pin (same operation as 1-Mbyte mode. However, the last address of $\overline{CS1}$ area is 3FFFFh).

9.2.2 9.2.2 Addresses 40000h to BFFFFh

- The $\overline{\text{CS0}}$ pin outputs "L"
- The $\overline{CS1}$ to $\overline{CS3}$ pins output the value of setting as the BSR2 to BSR0 bits (bank number)

Figures 9.4 to 9.5 show the Memory Mapping and \overline{CS} Area in 4-Mbyte mode. Note that banks 0 to 6 are data-only areas. Locate the program in bank 7 or the \overline{CSi} area.





	SFR		:	SFR				
00400h (XXXXh	Internal RA	м	Inter	nal RAM				
	Reserved area		Rese	rved area				
04000h			_		CS3 (16	- S Kbytes)		
08000h	Reserved, external	area ⁽²⁾	Reserved, e	external area ⁽²⁾		<u>–</u> M10=0: 124 Kby	vtes)	
10000h						2 (PM10=1: 92)	, ,	
27000h	h Reserved area		Rese	rved area	J _ J	_`	. ,	
28000h				-	CS1 (32	- 2 Kbytes)		
30000h			-+		↓	_		
External area		ea	External area		CS	0 (Memory exp	pansion mode:640 Kbytes)	
D0000h	Reserved ar	Reserved area						
'YYYYh					CS0 (Microprocessor mode:832 Kbytes)			
	Internal RO	М						
FFFFFh	L				_	-		
PM13=0								
	Internal RAM	Inter	nal ROM			Extern	al Area	
		Capacity	Address YYYYYh	CS	<u>5</u>	CS1	CS2	CS3
	ty Address XXXXXh	Capacity						0.40001
Capacit 4 Kbyt	tes 013FFh	48 Kbytes	F4000h	Memory expans		28000h to	When PM10=0	04000h to
Capacit 4 Kbyt 5 Kbyt	tes 013FFh tes 017FFh	48 Kbytes 64 Kbytes	F0000h	Memory expans 30000h to CFFI		28000h to 2FFFFh	08000h to 26FFFh	04000h to 07FFFh
Capacit 4 Kbyt 5 Kbyt 10 Kbyt	tes 013FFh tes 017FFh tes 02BFFh	48 Kbytes 64 Kbytes 96 Kbytes	F0000h E8000h	30000h to CFFI Microprocessor	FFh mode		08000h to 26FFFh When PM10=1	
Capacit 4 Kbyt 5 Kbyt 10 Kbyt 12 Kbyt	tes 013FFh tes 017FFh tes 02BFFh tes 033FFh	48 Kbytes 64 Kbytes 96 Kbytes 128 Kbytes	F0000h E8000h E0000h	30000h to ĊFFI	FFh mode		08000h to 26FFFh	
Capacit 4 Kbyt 5 Kbyt 10 Kbyt 12 Kbyt 16 Kbyt	tes 013FFh tes 017FFh tes 02BFFh tes 033FFh tes 03FFh ⁽¹⁾	48 Kbytes 64 Kbytes 96 Kbytes 128 Kbytes 192 Kbytes	F0000h E8000h E0000h D0000h	30000h to CFFI Microprocessor	FFh mode		08000h to 26FFFh When PM10=1	
Capacit 4 Kbyt 5 Kbyt 10 Kbyt 12 Kbyt 16 Kbyt	tes 013FFh tes 017FFh tes 02BFFh tes 033FFh	48 Kbytes 64 Kbytes 96 Kbytes 128 Kbytes 192 Kbytes 256 Kbytes	F0000h E8000h E0000h D0000h D0000h ⁽¹⁾	30000h to CFFI Microprocessor	FFh mode		08000h to 26FFFh When PM10=1	
Capacit 4 Kbyt 5 Kbyt 10 Kbyt 12 Kbyt 16 Kbyt 20 Kbyt	tes 013FFh tes 017FFh tes 02BFFh tes 033FFh tes 03FFh ⁽¹⁾	48 Kbytes 64 Kbytes 96 Kbytes 128 Kbytes 192 Kbytes 256 Kbytes 320 Kbytes	F0000h E8000h E0000h D0000h D0000h ⁽¹⁾	30000h to CFFI Microprocessor	FFh mode		08000h to 26FFFh When PM10=1	
Capacit 4 Kbyt 5 Kbyt 10 Kbyt 12 Kbyt 16 Kbyt 20 Kbyt 24 Kbyt	tes 013FFh tes 017FFh tes 02BFFh tes 033FFh tes 03FFFh ⁽¹⁾ tes 03FFFh ⁽¹⁾	48 Kbytes 64 Kbytes 96 Kbytes 128 Kbytes 192 Kbytes 256 Kbytes	F0000h E8000h E0000h D0000h D0000h ⁽¹⁾	30000h to CFFI Microprocessor	FFh mode		08000h to 26FFFh When PM10=1	

Figure 9.2 Memory Mapping and CS Area in 1-Mbyte mode (PM13=0)

00000h SFR		s	SFR					
0400h (XXXh	Internal RA	м	Interr	nal RAM				
			Reser	ved area				
8000h	Reserved, externa	l area ⁽¹⁾	Reserved, ex	xternal area ⁽¹⁾		_ 2M10=0: 124 Kb	vtes)	
0000h			-			2 (PM10=1: 92	• •	
7000h	Reserved a	rea	Reser	rved area			10,000	
8000h						2 Kbytes)		
0000h	External are	ea	Exter	nal area	ī ī	CSO (Memory e	xpansion mode : 320 Kbyte	es)
0000h	Reserved a	rea			* -	-		
'YYYh FFFFh	Internal RC	м			CS0 (M	icroprocessor m	ode : 832 Kbytes)	
И13=1					<u>+</u>	-		
	Internal RAM	Inte	rnal ROM			External are	а	
Capacit	/ Address XXXXXh	Capacity	Address YYYYYh	CS	0	CS1	CS2	CS3
4 Kbyt	es 013FFh	48 Kbytes	F4000h	Memory expan		28000h to	When PM10=0	No area
5 Kbyt	es 017FFh	64 Kbytes	F0000h	30000h to 7FF	FFh	2FFFFh	08000h to 26FFFh	
10 Kbyt	es 02BFFh	96 Kbytes	E8000h	Microprocesso			When PM10=1	
12 Kbyt	es 033FFh	128 Kbytes	E0000h	30000h to FFF	FFh		10000h to 26FFFh	
16 Kbyt	es 043FFh	192 Kbytes	D0000h					
20 Kbyt	es 053FFh	256 Kbytes	C0000h					
24 Kbyt	es 063FFh	320 Kbytes	B0000h					
31 Kbyt	es 07FFFh	384 Kbytes	A0000h					
_		512 Kbytes	80000h			1		

1. For flash memory version, when the PM10 bit in the PM1 register is set to "1", 0F000h to 0FFFFh can be used as internal ROM area.

Figure 9.3

Memory Mapping and CS Area in 1-Mbyte mode (PM13=1)




Figure 9.4 Memory Mapping and CS Area in 4-Mbyte mode (PM13=0)





Figure 9.6 shows the External Memory Connect Example in 4-Mbyte Mode.

In this example, the \overline{CS} pin of 4-Mbyte ROM is connected to the $\overline{CS0}$ pin of microcomputer. The 4 Mbyte ROM address input AD21, AD20 and AD19 pins are connected to the $\overline{CS3}$, $\overline{CS2}$ and $\overline{CS1}$ pins of microcomputer, respectively. The address input AD18 pin is connected to the A19 pin of microcomputer. Figures Figure 9.7 to 9.9 show the Relationship of Addresses Between the 4-Mbyte ROM and the Microcomputer for the Case of a Connection Example in Figure 9.6.

In microprocessor mode, or in memory expansion mode where the PM13 bit in the PM1 register is "0", banks are located every 512 Kbytes. Setting the OFS bit in the DBR register to "1" (offset) allows the accessed address to be offset by 40000h, so that even the data overlapping a bank boundary can be accessed in succession.

In memory expansion mode where the PM13 bit is "1," each 512-Kbyte bank can be accessed in 256 Kbyte units by switching them over with the OFS bit.

Because the SRAM can be accessed on condition that the chip select signals S2 = H and S1 = L, $\overline{CS0}$ and $\overline{CS2}$ can be connected to S2 and $\overline{S1}$, respectively. If the SRAM does not have the input pins to accept "H" active and "L" active chip select signals($\overline{S1}$, S2), $\overline{CS0}$ and $\overline{CS2}$ should be decoded external to the chip.









Figure 9.7 Relationship Between Addresses on 4-Mbyte ROM and Those on Microcomputer (1)







10. Clock Generation Circuit


10.1 Types of the Clock Generation Circuit

4 circuits are incorporated to generate the system clock signal :

- Main clock oscillation circuit
- Sub clock oscillation circuit
- On-chip oscillator
- PLL frequency synthesizer

Table 10.1 lists the Clock Generation Circuit Specifications. Figure 10.1 shows the Clock Generation Circuit. Figures 10.2 to 10.6 show the clock-related registers.

Item	Main Clock Oscillation Circuit	Sub Clock Oscillation Circuit	On-chip oscillator	PLL frequency synthesizer
Use of Clock	CPU clock source Peripheral function clock source	CPU clock source Timer A, B's clock source	 CPU clock source Peripheral function clock source CPU and peripheral function clock sources when the main clock stops oscillating 	CPU clock source Peripheral function clock source
Clock Frequency	0 to 16 MHz	32.768 kHz	About 1 MHz	10 to 24MHz
Usable Oscillator	Ceramic oscillator Crystal oscillator	Crystal oscillator	-	-
Pins to Connect Oscillator	XIN, XOUT	XCIN, XCOUT	-	-
Oscillation Stop, Restart Function	Presence	Presence	Presence	Presence
Oscillator Status After Reset	Oscillating	Stopped	Stopped	Stopped
Other	Externally derived clo	ck can be input	-	_





System Clock Con	trol Registe	эг О ⁽¹⁾		
b7 b6 b5 b4 b3 b2 b1 b0	Symbol CM0 Bit Symbol	Address 0006h Bit Name	After Reset 01001000b Function	RW
	- CM00	Clock Output Function Select Bit	b1 b0 0 0 : VO port P5_7	RW
	CM01	(Valid only in single-chip mode)	0 1 : Output fC 1 0 : Output f8 1 1 : Output f32	RW
	CM02	WAIT Mode Peripheral Function Clock Stop Bit ⁽¹⁰⁾	 0 : Peripheral function clock does not stop in w ait mode 1 : Peripheral function clock stops in w ait mode⁽⁸⁾ 	RW
	- CM03	XCIN-XCOUT Drive Capacity Select Bit ⁽²⁾	0 : LOW 1 : HIGH	RW
	- CM04	Port XC Select Bit ⁽²⁾	0 : I/O ports P8_6, P8_7 1 : XCIN-XCOUT oscillation function ⁽⁹⁾	RW
	CM05	Main Clock Stop Bit (3, 10, 12, 13)	0 : On 1 : Off ^(4, 5)	RW
	- CM06	Main Clock Division Select Bit 0 ^(7, 13, 14)	0 : CM16 and CM17 enabled 1 : Division-by-8 mode	RW
	CM07	System Clock Select Bit (6, 10, 11, 12)	0 : Main clock, PLL clock, or on-chip oscillator clock 1 : Sub clock	RW

NOTES :

- 1. Rew rite this register after setting the PRC0 bit in the PRCR register to "1" (w rite enable).
- 2. The CM03 bit is set to "1" (high) while the CM04 bit is set to "0" (I/O port) or when entering stop mode.
- 3. This bit is provided to stop the main clock when the low pow er consumption mode or on-chip oscillator low pow er dissipation mode is selected. This bit cannot be used for detection as to whether the main clock stops or not. To stop the main clock, set bits as follow s:
 - (a) Set the CM07 bit to "1" (sub clock selected) or the CM21 bit in the CM2 register to "1" (On-chip oscillator selected)
 - with the sub-clock stably oscillates.
 - (b) Set the CM20 bit in the CM2 register to "0" (Oscillation stop, re-oscillation detection function disabled).
 - (c) Set the CM05 bit to "1" (Stop).
- 4. During external clock input, Set the CM05 bit to "0" (oscillate).
- 5. When CM05 bit is set to "1", the XOUT pin is held "H". Because the internal feedback resistor remains connected, the XIN pin is pulled "H" to the same level as XOUT via the feedback resistor.
- 6. After setting the CM04 bit to "1" (XCIN-XCOUT oscillator function), w ait until the sub-clock oscillates stably before sw itching the CM07 bit from "0" to "1" (sub-clock).
- 7. When entering stop mode from high-speed or middle-speed mode, on-chip oscillator mode or on-chip oscillator low pow er mode, the CM06 bit is set to "1" (divide-by-8 mode).
- The fC32 clock does not stop. In low -speed mode or low pow er consumption mode, do not set this bit to "1" (peripheral clock stops in w ait mode).
- 9. To use a sub-clock, set this bit to "1". Also make sure ports P8_6 and P8_7 are directed for input, with no pull-ups.
- 10. When the PM21 bit in the PM2 register is set to "1" (disable clock modification), this bit remains unchanged even if w riting to the CM02, CM05, and CM07 bits.
- 11. When setting the PM21 bit to "1", set the CM07 bit to "0" (main clock) before setting the PM21 bit to "1".
- 12. To use the main clock as the clock source for the CPU clock, set bits as follow s.
 - (a) Set the CM05 bit to "0" (oscillate).
 - (b) Wait the main clock oscillation stabilizes.
 - (c) Set the CM11, CM21 and CM07 bits to "0".
- 13. When the CM21 bit is set to "0" (on-chip oscillator stops) and the CM05 bit is set to "1" (main clock stops), the CM06 bit is fixed to "1" (divide-by-8 mode) and the CM15 bit is fixed to "1" (drive capacity High).
- 14. To return from on-chip oscillator mode to high-speed or middle-speed mode, set the CM06 and CM15 bits to "1".

Figure 10.2 CM0 Register

	6 b5 b4 b3 b2 b1	Symbol CM1	Address 0007h	After Reset 00100000b	
		Bit Symbol	Bit Name	Function	RW
		CM10	All Clock Stop Control Bit ^(4, 6)	0 : Clock on 1 : All clocks off (stop mode)	RW
		CM11	System Clock Select Bit 1 ^(6,7)	0 : Main clock 1 : PLL clock ⁽⁵⁾	RW
		(b4-b2)	Reserved Bit	Set to "0"	RW
		CM15	XIN-XOUT Drive Capacity Select Bit ⁽²⁾	0 : LOW 1 : HIGH	RW
		CM16	Main Clock Division Select Bit 1 ⁽³⁾	b7b6 0 0 : No division mode	RW
		CM17		0 1 : Divide-by-2 mode 1 0 : Divide-by-4 mode 1 1 : Divide-by-16 mode	RW
	TES : Dow rito thi		atting the DDC0 bit in the DDCD regist	er to "1" (write enchle)	
	. When ente	ring stop mode fr	etting the PRC0 bit in the PRCR registe om high-speed or middle-speed mode bit is set to "1" (drive capacity high).	e, or the CM05 bit is set to "1" (main cloc	k stops) in
3.	. This bit is v	alid when the CN	<i>I</i> 06 bit is set to "0" (CM16 and CM17 I	bits enabled).	
4.		,		internal feedback resistor is disconned 11 bit is set to "1" (PLL clock), or the CM	

6. When the PM21 bit in the PM2 register is set to "1" (disable clock modification), this bit remains unchanged even if w riting to the CM10, CM11 bits.

When the PM22 bit in the PM2 register is set to "1" (on-chip oscillator clock is selected as watchdog timer count source), this bit remains unchanged even if writing to the CM10 bit.

7. This bit is valid when the CM07 bit is set to "0" and the CM21 bit is set to "0".

Figure 10.3 CM1 Register

Oscillation S	Stop De	etection Rec	gister ⁽¹⁾		
b7 b6 b5 b4 b3 b		Symbol CM2	Address 000Ch	After Reset 0X000000b ⁽¹¹⁾	
		Bit Symbol	Bit Name	Function	RW
		CM20	Oscillation Stop, Re-Oscillation Detection Enable Bit ^(7, 9, 10,11)	 0: Oscillation stop, re-oscillation detection function disabled 1: Oscillation stop, re-oscillation detection function enabled 	RW
		CM21	System Clock Select Bit 2 (2, 3, 6, 8, 11, 12)	0: Main clock or PLL clock 1: On-chip oscillator clock (On-chip oscillator oscillates)	RW
		CM22	Oscillation Stop, Re-Oscillation Detection Flag ⁽⁴⁾	0: Main clock stops, re-oscillation not detected1: Main clock stops, re-oscillation detected	RW
		CM23	XIN Monitor Flag ⁽⁵⁾	0: Main clock oscillates 1: Main clock stops	RO
		 (b5-b4)	Reserved Bit	Set to "0"	RW
		 (b6)	Nothing is assigned. When w When read, its content is "0".	rite, set to "0".	_
		CM27	Operation Select Bit (when an oscillation stop, re-oscillation is detected) ⁽¹¹⁾	0: Oscillation stop detection reset 1: Oscillation stop, re-oscillation detection interrupt	RW


NOTES :

- 1. Rew rite this register after setting the PRC0 bit in the PRCR register to "1" (w rite enable).
- 2. When the CM20 bit is set to "1" (oscillation stop, re-oscillation detection function enabled), the CM27 bit is set to "1" (oscillation stop, re-oscillation detection interrupt), and the CPU clock source is the main clock, the CM21 bit is set to "1" (on-chip oscillator clock) if the main clock stop is detected.
- 3. If the CM20 bit is set to "1" and the CM23 bit is set to "1" (main clock stops), do not set the CM21 bit to "0".
- 4. This bit is set to "1" when the main clock stop is detected and the main clock re-oscillation is detected. When this flag changes state from "0" to "1", an oscillation stop or a re-oscillation detection interrupt is generated. Use this bit in an interrupt routine to determine the factors of interrupts betw een the oscillation stop and re-oscillation detection interrupt and the w atchdog timer interrupt. This bit is set to "0" by writing "0" in a program. (This bit remains unchanged even if writing "1". Nor is it set to "0" when an oscillation stop or a re-oscillation detection interrupt request is acknow ledged.)

When the CM22 bit is set to "1" and an oscillation stop or a re-oscillation is detected, an oscillation stop or a reoscillation detection interrupt is not generated.


- 5. Determine the main clock status by reading the CM23 bit several times in an oscillation stop or a re-oscillation detection interrupt routine
- 6. This bit is valid when the CM07 bit in the CM0 register is set to "0".
- 7. When the PM21 bit in the PM2 register is set to "1" (disable clock modification), this bit remains unchanged even if writing to the CM20 bit.
- 8. Where the CM20 bit is set to "1" (oscillation stop, re-oscillation detection function enabled), the CM27 bit is "1" (oscillation stop, re-oscillation detection interrupt), and the CM11 bit is set to "1" (PLL clock is selected as the CPU clock source), the CM21 bit remains unchanged even if a main clock stop is detected. When the CM22 bit is set to "0" under these conditions, an oscillation stop, a re-oscillation detection interrupt request is generated at main clock stop detection. Set the CM21 bit to "1" (on-chip oscillator clock) in the interrupt routine.
- 9. Set the CM20 bit to "0" (disabled) before entering stop mode. Exit stop mode before setting the CM20 bit back to "1" (enabled).
- 10. Set the CM20 bit in the CM2 register to "0" (disabled) before setting the CM05 bit in the CM0 register to "1" (main clock stops).
- 11. The CM20, CM21 and CM27 bits remain unchanged at the oscillation stop detection reset.
- 12. When the CM21 bit is set to "0" (on-chip oscillator stops) and the CM05 bit is set to "1" (main clock stops), the CM06 bit is fixed to "1" (divide-by-8 mode) and the CM15 bit is fixed to "1" (drive capacity High).

Figure 10.4 CM2 Register





REJ09B0185-0241



NOTES :

- 1. Write to this register after setting the PRC0 bit in the PRCR register to "1" (write enable).
- 2. When the PM21 bit in the PM2 register is "1" (clock modification disable), writing to this register has no effect.
- 3. These three bits can only be modified when the PLC07 bit = 0 (PLL turned off). The value once w ritten to this bit cannot be modified.
- Before setting this bit to "1", set the CM07 bit in the CM0 register to "0" (main clock), set the CM17 to CM16 bits in the CM1 register to "00b" (main clock undivided mode), and set the CM06 bit in the CM0 register to "0" (CM16 and CM17 bits enable).



The following describes the clocks generated by the clock generation circuit.

10.1.1 Main Clock

This clock is used as the clock source for the CPU and peripheral function clocks. This clock is used as the clock source for the CPU and peripheral function clocks. The main clock oscillator circuit is configured by connecting a resonator between the XIN and XOUT pins. The main clock oscillator circuit contains a feedback resistor, which is disconnected from the oscillator circuit during stop mode in order to reduce the amount of power consumed in the chip. The main clock oscillator circuit may also be configured by feeding an externally generated clock to the XIN pin. Figure 10.7 shows the Examples of Main Clock Connection Circuit. After reset, the main clock divided by 8 is selected for the CPU clock.

The power consumption in the chip can be reduced by setting the CM05 bit in the CM0 register to "1" (main clock oscillator circuit turned off) after switching the clock source for the CPU clock to a sub clock or on-chip oscillator clock. In this case, XOUT goes "H". Furthermore, because the internal feedback resistor remains on, XIN is pulled "H" to XOUT via the feedback resistor. Note that if an externally generated clock is fed into the XIN pin, the main clock cannot be turned off by setting the CM05 bit to "1," unless the sub clock is chosen as a CPU clock. If necessary, use an external circuit to turn off the clock.

During stop mode, all clocks including the main clock are turned off. Refer to 10.4 Power Control.




Figure 10.7 Examples of Main Clock Connection Circuit

10.1.2 Sub Clock

The sub clock is generated by the sub clock oscillation circuit. This clock is used as the clock source for the CPU clock, as well as the timer A and timer B count sources. In addition, an fc clock with the same frequency as that of the sub clock can be output from the CLKOUT pin.

The sub clock oscillator circuit is configured by connecting a crystal resonator between the XCIN and XCOUT pins. The sub clock oscillator circuit contains a feedback resistor, which is disconnected from the oscillator circuit during stop mode in order to reduce the amount of power consumed in the chip. The sub clock oscillator circuit may also be configured by feeding an externally generated clock to the XCIN pin.

Figure 10.8 shows the Examples of Sub Clock Connection Circuit.

After reset, the sub clock is turned off. At this time, the feedback resistor is disconnected from the oscillator circuit.

To use the sub clock for the CPU clock, set the CM07 bit in the CM0 register to "1" (sub clock) after the sub clock becomes oscillating stably.

During stop mode, all clocks including the sub clock are turned off. Refer to 10.4 Power Control.




Figure 10.8 Examples of Sub Clock Connection Circuit

10.1.3 On-chip Oscillator Clock

This clock, approximately 1MHz, is supplied by a on-chip oscillator. This clock is used as the clock source for the CPU and peripheral function clocks. In addition, if the PM22 bit in the PM2 register is "1" (on-chip oscillator clock for the watchdog timer count source), this clock is used as the count source for the watchdog timer (Refer to **13.1 Count source protective mode**).

After reset, the on-chip oscillator is turned off. It is turned on by setting the CM21 bit in the CM2 register to "1" (on-chip oscillator clock), and is used as the clock source for the CPU and peripheral function clocks, in place of the main clock. If the main clock stops oscillating when the CM20 bit in the CM2 register is "1" (oscillation stop, re-oscillation detection function enabled) and the CM27 bit is "1" (oscillation stop, re-oscillation detection interrupt), the on-chip oscillator automatically starts operating, supplying the necessary clock for the microcomputer.

10.1.4 PLL Clock

The PLL clock is generated PLL frequency synthesizer. This clock is used as the clock source for the CPU and peripheral function clocks. After reset, the PLL clock is turned off. The PLL frequency synthesizer is activated by setting the PLC07 bit to "1" (PLL operation). When the PLL clock is used as the clock source for the CPU clock, wait tsu(PLL) for the PLL clock to be stable, and then set the CM11 bit in the CM1 register to "1".

Before entering wait mode or stop mode, be sure to set the CM11 bit to "0" (CPU clock source is the main clock). Furthermore, before entering stop mode, be sure to set the PLC07 bit in the PLC0 register to "0" (PLL stops). Figure 10.9 shows the Procedure to Use PLL Clock as CPU Clock Source.

The PLL clock frequency is determined by the equation below. When the PLL clock frequency is 16 MHz or more, set the PM20 bit in the PM2 register to "0" (2 waits).

PLL clock frequency=f(XIN) X (multiplying factor set by the PLC02 to PLC00 bits in the PLC0 register (However, 10 MHz PLL clock frequency 24 MHz)


The PLC02 to PLC00 bits can be set only once after reset. Table 10.2 shows the Example for Setting PLL Clock Frequencies.

XIN (MHz)	PLC02	PLC01	PLC00	Multiplying Factor	PLL Clock (MHz) ⁽¹⁾
10	0	0	1	2	
5	0	1	0	4	20
3.33	0	1	1	6	20
2.5	1	0	0	8	
12	0	0	1	2	
6	0	1	0	4	24
4	0	1	1	6	24
3	1	0	0	8	

Table 10.2 Example for Setting PLL Clock Frequencies

NOTES:

1. $10MHz \le PLL$ clock frequency $\le 24MHz$.



10.2 CPU Clock and Peripheral Function Clock

Two type clocks: CPU clock to operate the CPU and peripheral function clocks to operate the peripheral functions.

10.2.1 CPU Clock and BCLK

These are operating clocks for the CPU and watchdog timer.

The clock source for the CPU clock can be chosen to be the main clock, sub clock, on-chip oscillator clock or the PLL clock.

If the main clock or on-chip oscillator clock is selected as the clock source for the CPU clock, the selected clock source can be divided by 1 (undivided), 2, 4, 8 or 16 to produce the CPU clock. Use the CM06 bit in CM0 register and the CM17 to CM16 bits in the CM1 register to select the divide-by-n value.

When the PLL clock is selected as the clock source for the CPU clock, the CM06 bit should be set to "0" and the CM17 to CM16 bits to "00b" (undivided).

After reset, the main clock divided by 8 provides the CPU clock.

During memory expansion or microprocessor mode, a BCLK signal with the same frequency as the CPU clock can be output from the BCLK pin by setting the PM07 bit in the PM0 register to "0" (output enabled).

Note that when entering stop mode from high or middle speed mode, on-chip oscillator mode or on-chip oscillator low power dissipation mode, or when the CM05 bit in the CM0 register is set to "1" (main clock turned off) in low-speed mode, the CM06 bit in the CM0 register is set to "1" (divide-by-8 mode).

10.2.2 Peripheral Function Clock (f1, f2, f8, f32, f1SIO, f2SIO, f8SIO, f32SIO, fAD, fC32)

These are operating clocks for the peripheral functions.

Of these, fi (i = 1, 2, 8, 32) and fiSIO are derived from the main clock, PLL clock or on-chip oscillator clock by dividing them by i. The clock fi is used for timers A and B, and fiSIO is used for serial I/O. The f8 and f32 clocks can be output from the CLKOUT pin.

The fAD clock is produced from the main clock, PLL clock or on-chip oscillator clock, and is used for the A/D converter.

When the WAIT instruction is executed after setting the CM02 bit in the CM0 register to "1" (peripheral function clock turned off during wait mode), or when the microcomputer is in low power dissipation mode, the fi, fiSIO and fAD clocks are turned off.

The fC32 clock is produced from the sub clock, and is used for timers A and B. This clock can be used when the sub clock is on.

10.3 Clock Output Function

During single-chip mode, the f8, f32 or fC clock can be output from the CLKOUT pin. Use the CM01 to CM00 bits in the CM0 register to select.

10.4 Power Control

Normal operating mode, wait mode and stop mode are provided as the power consumption control. All mode states, except wait mode and stop mode, are called normal operating mode in this document.

10.4.1 Normal Operating Mode

Normal operating mode is further classified into seven modes.

In normal operating mode, because the CPU clock and the peripheral function clocks both are on, the CPU and the peripheral functions are operating. Power control is exercised by controlling the CPU clock frequency. The higher the CPU clock frequency, the greater the processing capability. The lower the CPU clock frequency, the smaller the power consumption in the chip. If the unnecessary oscillator circuits are turned off, the power consumption is further reduced.

Before the clock sources for the CPU clock can be switched over, the new clock source to which switched must be oscillating stably. If the new clock source is the main clock, sub clock or PLL clock, allow a sufficient wait time in a program until it becomes oscillating stably.

Note that operating modes cannot be changed directly from low speed or low power dissipation mode to onchip oscillator or on-chip oscillator low power dissipation mode. Nor can operating modes be changed directly from on-chip oscillator or on-chip oscillator low power dissipation mode to low speed or low power dissipation mode. Where the CPU clock source is changed from the on-chip oscillator to the main clock, change the operating mode to the medium speed mode (divided by 8 mode) after the clock was divided by 8 (the CM06 bit in the CM0 register was set to "1") in the on-chip oscillator mode.

10.4.1.1 High-speed Mode

The main clock divided by 1 provides the CPU clock. If the sub clock is on, fC32 can be used as the count source for Timers A and B.

10.4.1.2 PLL Operating Mode

The main clock multiplied by 2, 4, 6 or 8 provides the PLL clock, and this PLL clock serves as the CPU clock. If the sub clock is on, fC32 can be used as the count source for Timers A and B. PLL operating mode can be entered from high speed mode. If PLL operating mode is to be changed to wait or stop mode, first go to high speed mode before changing.

10.4.1.3 Medium-Speed Mode

The main clock divided by 2, 4, 8 or 16 provides the CPU clock. If the sub clock is on, fC32 can be used as the count source for Timers A and B.

10.4.1.4 Low-Speed Mode

The sub clock provides the CPU clock. The main clock is used as the clock source for the peripheral function clock when the CM21 bit in the CM2 register is set to "0" (on-chip oscillator turned off), and the on-chip oscillator clock is used when the CM21 bit is set to "1" (on-chip oscillator oscillating). The fC32 clock can be used as the count source for Timers A and B.

10.4.1.5 Low Power Dissipation Mode

In this mode, the main clock is turned off after being placed in low speed mode. The sub clock provides the CPU clock. The fC32 clock can be used as the count source for Timers A and B.

Simultaneously when this mode is selected, the CM06 bit becomes "1" (divided by 8 mode). In the low power dissipation mode, do not change the CM06 bit. Consequently, the medium speed (divided by 8) mode is to be selected when the main clock is operated next

10.4.1.6 On-chip Oscillator Mode

The on-chip oscillator clock divided by 1 (undivided), 2, 4, 8 or 16 provides the CPU clock. The on-chip oscillator clock is also the clock source for the peripheral function clocks. If the sub clock is on, fC32 can be used as the count source for Timers A and B. When the operating mode is returned to the high and medium speed modes, set the CM06 bit in the CM0 register to "1" (divided by 8 mode).

10.4.1.7 On-chip Oscillator Low Power Dissipation Mode

The main clock is turned off after being placed in on-chip oscillator mode. The CPU clock can be selected as in the on-chip oscillator mode. The on-chip oscillator clock is the clock source for the peripheral function clocks. If the sub clock is on, fC32 can be used as the count source for Timers A and B.

M	Modes		CM1	Register		CM0 R	egister	
		CM21	CM11	CM17, CM16	CM07	CM06	CM05	CM04
PLL Operating	g Mode	0	1	00b	0	0	0	-
High-Speed M	lode	0	0	00b	0	0	0	-
Medium-	divided by 2	0	0	01b	0	0	0	-
Speed Mode	divided by 4	0	0	10b	0	0	0	-
	divided by 8	0	0	-	0	1	0	-
	divided by 16	0	0	0 11b		0	0	-
Low-Speed Mode		-	0	-	1	-	0	1
Low Power Di	ssipation Mode	0	0	-	1	1(1)	1(1)	1
On-chip	divided by 1	1	0	00b	0	0	0	-
Oscillator	divided by 2	1	0	01b	0	0	0	-
Mode	divided by 4	1	0	10b	0	0	0	-
	divided by 8	1	0	-	0	1	0	-
	divided by 16	1	0	11b	0	0	0	-
On-chip Oscillator Low Power Dissipation Mode		1	0	(NOTE 2)	0	(NOTE 2)	1	_

Table 10.3 Setting Clock Related Bit and Modes

NOTES:

-: "0" or "1"

- 1. When the CM05 bit is set to "1" (main clock turned off) in low-speed mode, the mode goes to low power dissipation mode and CM06 bit is set to "1" (divided by 8 mode) simultaneously.
- 2. The divide-by-n value can be selected the same way as in on-chip oscillator mode.

10.4.2 Wait Mode

In wait mode, the CPU clock is turned off, so are the CPU (because operated by the CPU clock) and the watchdog timer. However, if the PM22 bit in the PM2 register is "1" (on-chip oscillator clock for the watchdog timer count source), the watchdog timer remains active. Because the main clock, sub clock and on-chip oscillator clock all are on, the peripheral functions using these clocks keep operating.

10.4.2.1 Peripheral Function Clock Stop Function

If the CM02 bit in the CM0 register is "1" (peripheral function clocks turned off during wait mode), the f1, f2, f8, f32, f1SIO, f8SIO, f32SIO and fAD clocks are turned off when in wait mode, with the power consumption reduced that much. However, fC32 remains on.

10.4.2.2 Entering Wait Mode

The microcomputer is placed into wait mode by executing the WAIT instruction.

When the CM11 bit = 1 (CPU clock source is the PLL clock), be sure to clear the CM11 bit in the CM1 register to "0" (CPU clock source is the main clock) before going to wait mode. The power consumption of the chip can be reduced by clearing the PLC07 bit in the PLC0 register to "0" (PLL stops).

10.4.2.3 Pin Status During Wait Mode

Table 10.4 lists Pin Status During Wait Mode.

Pin		Memory Expansion Mode Microprocessor Mode	Single-Chip Mode	
A0 to A19, D0 to D15, $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$, BHE		Retains status before wait mode	Does not become a bus control pin	
RD, WR, W	/RL, WRH	"Н"		
HLDA, BCLK		"H"		
ALE		"L"		
I/O ports		Retains status before wait mode	Retains status before wait mode	
CLKOUT	When fC selected	Does not become a CLKOUT pin	Does not stop	
	When f8, f32 selected		Does not stop when the CM02 bit is "0". When the CM02 bit is "1", the status immediately prior to entering wait mode is maintained.	

Table 10.4 Pin Status During Wait Mode

10.4.2.4 Exiting Wait Mode

The microcomputer is moved out of wait mode by a hardware reset, $\overline{\text{NMI}}$ interrupt, low voltage detection interrupt or peripheral function interrupt.

If the microcomputer is to be moved out of exit wait mode by a hardware reset, $\overline{\text{NMI}}$ interrupt or low voltage detection interrupt, set the peripheral function interrupt priority ILVL2 to ILVL0 bits to "000b" (interrupts disabled) before executing the WAIT instruction.

The peripheral function interrupts are affected by the CM02 bit. If CM02 bit is "0" (peripheral function clocks not turned off during wait mode), peripheral function interrupts can be used to exit wait mode. If CM02 bit is "1" (peripheral function clocks turned off during wait mode), the peripheral functions using the peripheral function clocks stop operating, so that only the peripheral functions clocked by external signals can be used to exit wait mode.

Interrupt	CM02=0	CM02=1
NMI Interrupt	Can be used	Can be used
Serial Interface Interrupt	Can be used when operating with internal or external clock	Can be used when operating with external clock
Key Input Interrupt	Can be used	Can be used
A/D Conversion Interrupt	Can be used in one-shot mode or single sweep mode	–(Do not use)
Timer A Interrupt Timer B Interrupt	Can be used in all modes	Can be used in event counter mode or when the count source is fC32
INT Interrupt	Can be used	Can be used
Low Voltage Detection Interrupt	Can be used	Can be used

 Table 10.5
 Interrupts to Exit Wait Mode and Use Conditions

Table 10.5 lists the Interrupts to Exit Wait Mode and Use Conditions.

If the microcomputer is to be moved out of wait mode by a peripheral function interrupt, set up the following before executing the WAIT instruction.

(1) Set the ILVL2 to ILVL0 bits in the interrupt control register, for peripheral function interrupts used to exit wait mode.

The ILVL2 to ILVL0 bits in all other interrupt control registers, for peripheral function interrupts not used to exit wait mode, are set to "000b" (interrupt disable).

- (2) Set the I flag to "1".
- (3) Start operating the peripheral functions used to exit wait mode. When the peripheral function interrupt is used, an interrupt routine is performed as soon as an interrupt request is acknowledged and the CPU clock is supplied again.

When the microcomputer exits wait mode by the peripheral function interrupt, the CPU clock is the same clock as the CPU clock executing the WAIT instruction.

10.4.3 Stop Mode

In stop mode, all oscillator circuits are turned off, so are the CPU clock and the peripheral function clocks. Therefore, the CPU and the peripheral functions clocked by these clocks stop operating. The least amount of power is consumed in this mode. If the voltage applied to VCC1 and VCC2 pins is VRAM or more, the internal RAM is retained. When applying 2.7 or less voltage to VCC1 and VCC2 pins, make sure VCC1 \geq VCC2 \geq VRAM.

However, the peripheral functions clocked by external signals keep operating. The following interrupts can be used to exit stop mode. Table 10.6 lists Interrupts to Stop Mode and Use Conditions

Interrupt	Condition
NMI Interrupt	Can be used
Key Input Interrupt	Can be used
INT Interrupt	Can be used
Timer A Interrupt Timer B Interrupt	Can be used (when counting external pulses in event counter mode)
Serial Interface Interrupt	Can be used (when external clock is selected)
Low Voltage Detection Interrupt	Can be used (Refer to 6.1 Low Voltage Detection Interrupt for an Operating Condition)

 Table 10.6
 Interrupts to Stop Mode and Use Conditions

10.4.3.1 Entering Stop Mode

The microcomputer is placed into stop mode by setting the CM10 bit in the CM1 register to "1" (all clocks turned off). At the same time, the CM06 bit in the CM0 register is set to "1" (divide-by-8 mode) and the CM15 bit in the CM1 register is set to "1" (main clock oscillator circuit drive capability high).

Before entering stop mode, set the CM20 bit in the CM2 register to "0" (oscillation stop, re-oscillation detection function disable).

Also, if the CM11 bit in the CM1 register is "1" (PLL clock for the CPU clock source), set the CM11 bit to "0" (main clock for the CPU clock source) and the PLC07 bit in the PLC0 register to "0" (PLL turned off) before entering stop mode.

10.4.3.2 Pin Status in Stop Mode

Table 10.7 lists Pin Status in Stop Mode.

Pin		Memory Expansion Mode Microprocessor Mode	Single-Chip Mode	
A0 to A19, D0 to D15, CS0 to CS3,		Retains status before stop mode	Does not become a bus control	
BHE			pin	
RD, WR, W	RL, WRH	"Н"		
HLDA, BCL	K	"Н"		
ALE		indeterminate		
I/O ports		Retains status before stop mode	Retains status before stop mode	
CLKOUT	When fC selected	Does not become a CLKOUT pin	"H"	
	When f8, f32 selected		Retains status before stop mode	

Table 10.7 Pin Status in Stop Mode

10.4.3.3 Exiting Stop Mode

Stop mode is exited by a hardware reset, $\overline{\text{NMI}}$ interrupt, low voltage detection interrupt or peripheral function interrupt.

When the hardware reset, $\overline{\text{NMI}}$ interrupt or low voltage detection interrupt is used to exit stop mode, set all ILVL2 to ILVL0 bits in the interrupt control registers for the peripheral function interrupt to "000b" (interrupt disabled) before setting the CM10 bit to "1".

When the peripheral function interrupt is used to exit stop mode, set the CM10 bit to "1" after the following settings are completed.

- Set the ILVL2 to ILVL0 bits in the interrupt control registers to decide the peripheral priority level of the peripheral function interrupt.
 Set the interrupt priority levels of the interrupts, not being used to exit stop mode, to "0" by setting the
 - all ILVL2 to ILVL0 bits to "000b".
- (2) Set the I flag to "1".
- (3) Start operation of peripheral function being used to exit wait mode.

When exiting stop mode by the peripheral function interrupt, the interrupt routine is performed when an interrupt request is generated and the CPU clock is supplied again.

When stop mode is exited by the peripheral function interrupt or $\overline{\text{NMI}}$ interrupt, the CPU clock source is as follows, in accordance with the CPU clock source setting before the microcomputer had entered stop mode.

- When the sub clock is the CPU clock before entering stop mode : Sub clock
- When the main clock is the CPU clock source before entering stop mode : Main clock divided by 8
- When the on-chip oscillator clock is the CPU clock source before entering stop mode

: On-chip oscillator clock divided by 8

Figure 10.10 shows the State Transition from Normal Operating Mode to Stop Mode and Wait Mode. Figure 10.11 shows the State Transition in Normal Operating Mode.

Table 10.8 shows a state transition matrix describing Allowed Transition and Setting. The vertical line shows current state and horizontal line shows state after transition.




Figure 10.10 State Transition to Stop Mode and Wait Mode




Figure 10.11 State Transition in Normal Operating Mode

				St	ate After Tra	nsition			
		High-Speed Mode, Middle-Speed Mode	Low-Speed Mode ⁽²⁾	Low Power Dissipation Mode	PLL Operating Mode ⁽²⁾	On-chip Oscillator Mode	On-chip Oscillator Low Power Dissipation Mode	Stop Mode	Wait Mode
Current State	High-Speed Mode, Middle-Speed Mode	(NOTE 8)	(9) ^(NOTE 7)	-	(13) (NOTE 3)	(15)	_	(16) (NOTE 1)	(17)
	Low-Speed Mode ⁽²⁾	(8)		(11) (NOTE 1, 6)	-	-	_	(16) (NOTE 1)	(17)
	Low Power Dissipation Mode	_	(10)		-	-	_	(16) (NOTE 1)	(17)
	PLL Operating Mode ⁽²⁾	(12) ^(NOTE 3)	-	-		-	-	-	-
	On-chip Oscillator Mode	(14) ^(NOTE 4)	-	-	-	(NOTE 8)	(11) ^(NOTE 1)	(16) (NOTE 1)	(17)
	On-chip Oscillator Low Power Dissipation Mode	_	_	_	_	(10)	(NOTE 8)	(16) (NOTE 1)	(17)
	Stop Mode	(18) ^(NOTE 5)	(18)	(18)	-	(18) (NOTE 5)	(18) ^(NOTE 5)		-
	Wait Mode	(18)	(18)	(18)	-	(18)	(18)	-	\backslash

Allowed Transition and Setting⁽⁹⁾ **Table 10.8**

NOTES:

-: Cannot transit

1. Avoid making a transition when the CM20 bit is set in to "1" (oscillation stop, re-oscillation detection function enabled).

Set the CM20 bit to "0" (oscillation stop, re-oscillation detection function disabled) before transiting. 2. On-chip oscillator clock oscillates and stops in low-speed mode. In this mode, the on-chip oscillator can be used as peripheral function clock. Sub clock oscillates and stops in PLL operating mode. In this mode, sub clock can be used as peripheral function clock.

3

PLL operating mode can only be entered from and changed to high-speed mode. Set the CM06 bit to "1" (division by 8 mode) before transiting from on-chip oscillator mode to high- or middle-speed mode. 4.

When exiting stop mode, the CM0S6 bit is set to "1" (division by 8 mode). 5.

6. If the CM05 bit set to "1" (main clock stop), then the CM06 bit is set to "1" (division by 8 mode).

7. A transition can be made only when sub clock is oscillating.

8. State transitions within the same mode (divide-by-n values changed or subclock oscillation turned on or off) are shown in the table below.

			Sub Clock Oscillating			Sub Clock Turned Off					
		No Division	Divided by 2	Divided by 4	Divided by 8	Divided by 16	No Division	Divided by 2	Divided by 4	Divided by 8	Divided by 16
	No Division		(4)	(5)	(7)	(6)	(1)	-	_	_	-
송 ઈ	Divided by 2	(3)		(5)	(7)	(6)	-	(1)	-	-	-
Sub clock Oscillating	Divided by 4	(3)	(4)		(7)	(6)	-	-	(1)	-	-
Sul Oso	Divided by 8	(3)	(4)	(5)		(6)	-	-	-	(1)	-
	Divided by 16	(3)	(4)	(5)	(7)		-	-	-	-	(1)
	No Division	(2)	-	-	-	-		(4)	(5)	(7)	(6)
зŞ	Divided by 2	-	(2)	-	-	-	(3)		(5)	(7)	(6)
Sub clock Turned Off	Divided by 4	-	-	(2)	-	-	(3)	(4)		(7)	(6)
Sul Tur	Divided by 8	-	-	—	(2)	-	(3)	(4)	(5)		(6)
	Divided by 16	-	-	-	-	(2)	(3)	(4)	(5)	(7)	\square

9. (): setting method. See the following table.

	Setting	Operation		Setting	Operation
(1)	CM04 = 0	Sub clock turned off	(10)	CM05 = 0	Main clock oscillating
(2)	CM04 = 1	Sub clock oscillating	(11)	CM05 = 1	Main clock turned off
(3)	CM06 = 0, CM17 = 0, CM16 = 0	CPU clock no division mode	(12)	PLC07=0, CM11=0	Main clock selected
(4)	CM06 = 0, CM17 = 0, CM16 = 1	CPU clock division by 2 mode	(13)	PLC07=1, CM11=1	PLL clock selected
(5)	CM06 = 0, CM17 = 1, CM16 = 0	CPU clock division by 4 mode	(14)	CM21=0	Main clock or PLL clock selected
(6)	CM06 = 0, CM17 = 1, CM16 = 1	CPU clock division by 16 mode	(15)	CM21=1	On-chip oscillator clock selected
(7)	CM06 = 1	CPU clock division by 8 mode	(16)	CM10=1	Transition to stop mode
(8)	CM07 = 0	Main clock, PLL clock, or on-chip oscillator clock selected	(17)	Wait Instruction	Transition to wait mode
(9)	CM07 = 1	Sub clock selected	(18)	Hardware Interrupt	Exit stop mode or wait mode

CM10, CM11, CM16, CM17 : Bits in CM1 register CM20, CM21

PLC07

: Bits in CM2 register : Bits in PLC0 register -: Cannot transit

10.5 System Clock Protection Function

The system clock protection function prohibits the CPU clock from changing clock sources when the main clock is selected the CPU clock source. This prevents the CPU clock from stopping should the program crash. This function is available when the main clock is selected as the CPU clock source.

When the PM21 bit in the PM2 register is set to "1" (clock change disabled), the following bits cannot be written to:

- The CM02 bit, CM05 bit and CM07 bit in the CM0 register
- The CM10 bit and CM11 bit in the CM1 register
- The CM20 bit in the CM2 register
- All bits in the PLC0 register

When using the system clock protection function, set the CM05 bit in the CM0 register to "0" (main clock oscillation) and CM07 bit to "0" (main clock as CPU clock source) and follow the procedure below.

- (1) Set the PRC1 bit in the PRCR register to "1" (write enable).
- (2) Set the PM21 bit in the PM2 register to "1" (protects the clock).
- (3) Set the PRC1 bit in the PRCR register to "0" (write disable).

When the PM21 bit is set to "1," do not execute the WAIT instruction.

10.6 Oscillation Stop and Re-oscillation Detect Function

The oscillation stop and re-oscillation detect function is such that main clock oscillation circuit stop and reoscillation are detected. At oscillation stop, re-oscillation detection, reset or oscillation stop, re-oscillation detection interrupt are generated. Which is to be generated can be selected using the CM27 bit in the CM2 register. The oscillation stop detection function can be enabled and disabled by the CM20 bit in the CM2 register. Table 10.9 lists a Specification Overview of Oscillation Stop and Re-Oscillation Detect Function.

 Table 10.9
 Specification Overview of Oscillation Stop and Re-Oscillation Detect Function

Item	Specification
Oscillation Stop Detectable Clock and Frequency Bandwidth	f(XIN)≥2 MHz
Enabling Condition for Oscillation Stop, Re-Oscillation Detection Function	Set CM20 bit to "1" (enable)
Operation at Oscillation Stop, Re-Oscillation Detection	 Reset occurs (when CM27 bit =0) Oscillation stop, re-oscillation detection interrupt generated (when CM27 bit =1)

10.6.1 Operation When CM27 bit = 0 (Oscillation Stop Detection Reset)

Where main clock stop is detected when the CM20 bit is "1" (oscillation stop, re-oscillation detection function enabled), the microcomputer is initialized, coming to a halt (oscillation stop reset; refer to **4. Special Function Register (SFR), 5. Reset**).

This status is reset with hardware reset 1 or hardware reset 2. Also, even when re-oscillation is detected, the microcomputer can be initialized and stopped; it is, however, necessary to avoid such usage (During main clock stop, do not set the CM20 bit to "1" and the CM27 bit to "0").

10.6.2 Operation When CM27 bit = 0 (Oscillation Stop and Re-oscillation Detect Interrupt)

Where the main clock corresponds to the CPU clock source and the CM20 bit is "1" (oscillation stop and reoscillation detect function enabled), the system is placed in the following state if the main clock comes to a halt:

• Oscillation stop and re-oscillation detect interrupt request occurs.

• The on-chip oscillator starts oscillation, and the on-chip oscillator clock becomes the clock source for CPU clock and peripheral functions in place of the main clock.

- CM21 bit = 1 (on-chip oscillator clock for CPU clock source and clock source of peripheral function.)
- CM22 bit = 1 (main clock stop detected)
- CM23 bit = 1 (main clock stopped)

Where the PLL clock corresponds to the CPU clock source and the CM20 bit is "1," the system is placed in the following state if the main clock comes to a halt: Since the CM21 bit remains unchanged, set it to "1" (on-chip oscillator clock) inside the interrupt routine.

- Oscillation stop and re-oscillation detect interrupt request occurs.
- CM22 bit = 1 (main clock stop detected)
- CM23 bit = 1 (main clock stopped)
- CM21 bit remains unchanged

Where the CM20 bit is "1", the system is placed in the following state if the main clock re-oscillates from the stop condition:

- Oscillation stop and re-oscillation detect interrupt request occurs.
- CM22 bit = 1 (main clock re-oscillation detected)
- CM23 bit = 0 (main clock oscillation)
- CM21 bit remains unchanged

10.6.3 How to Use Oscillation Stop and Re-oscillation Detect Function

- The oscillation stop and re-oscillation detect interrupt shares the vector with the watchdog timer interrupt and low voltage detection interrupt. If the oscillation stop, re-oscillation detection and watchdog timer interrupts both are used, read the CM22 bit in an interrupt routine to determine which interrupt source is requesting the interrupt.
- Where the main clock re-oscillated after oscillation stop, the clock source for the CPU clock and peripheral functions must be switched to the main clock in the program. Figure 10.12 shows the Procedure to Switch Clock Source From On-chip Oscillator to Main Clock.
- Simultaneously with oscillation stop, re-oscillation detection interrupt occurrence, the CM22 bit becomes "1". When the CM22 bit is set at "1," oscillation stop, re-oscillation detection interrupt are disabled. By setting the CM22 bit to "0" in the program, oscillation stop, re-oscillation detection interrupt are enabled.
- If the main clock stops during low speed mode where the CM20 bit is "1", an oscillation stop, re-oscillation detection interrupt request is generated. At the same time, the on-chip oscillator starts oscillating. In this case, although the CPU clock is derived from the sub clock as it was before the interrupt occurred, the peripheral function clocks now are derived from the on-chip oscillator clock.
- To enter wait mode while using the oscillation stop, re-oscillation detection function, set the CM02 bit to "0" (peripheral function clocks not turned off during wait mode).
- Since the oscillation stop, re-oscillation detection function is provided in preparation for main clock stop due to external factors, set the CM20 bit to "0" (Oscillation stop, re-oscillation detection function disabled) where the main clock is stopped or oscillated in the program, that is where the stop mode is selected or the CM05 bit is altered.
- This function cannot be used if the main clock frequency is 2 MHz or less. In that case, set the CM20 bit to "0".




Figure 10.12 Procedure to Switch Clock Source From On-chip Oscillator to Main Clock

11. Protection

Note

The M16C/62PT do not use the PRC3 bit in the PRCR register.

In the event that a program runs out of control, this function protects the important registers so that they will not be rewritten easily. Figure 11.1 shows the PRCR Register. The following lists the registers protected by the PRCR register.

- The PRC0 bit protects the CM0, CM1, CM2, PLC0 and PCLKR registers;
- The PRC1 bit protects the PM0, PM1, PM2, TB2SC, INVC0 and INVC1 registers;
- The PRC2 bit protects the PD9, S3C and S4C registers;
- The PRC3 bit protects the VCR2 and D4INT registers.

Set the PRC2 bit to "1" (write enabled) and then write to any address, and the PRC2 bit will be cleared to "0" (write protected). The registers protected by the PRC2 bit should be changed in the next instruction after setting the PRC2 bit to "1". Make sure no interrupts or DMA transfers will occur between the instruction in which the PRC2 bit is set to "1" and the next instruction. The PRC0, PRC1 and PRC3 bits are not automatically cleared to "0" by writing to any address. They can only be cleared in a program.




Figure 11.1 PRCR Register

12. Interrupt

Note

The M16C/62P (80-pin version) do not use INT3 to INT5 interrupt of peripheral function.

The M16C/62PT (100-pin version) do not use low voltage detection interrupt.

The M16C/62PT (80-pin version) do not use low voltage detection interrupt and $\overline{INT3}$ to $\overline{INT5}$ interrupt of peripheral function.

12.1 Type of Interrupts

Figure 12.1 shows Type of Interrupts.




Figure 12.1 Type of Interrupts

 Maskable Interrupt 	: An interrupt which can be enabled (disabled) by the interrupt enable flag (I flag) or
	whose interrupt priority can be changed by priority level.
• Non-Maskable Interrupt	: An interrupt which cannot be enabled (disabled) by the interrupt enable flag (I flag)
	or whose interrupt priority cannot be changed by priority level.

12.2 Software Interrupts

A software interrupt occurs when executing certain instructions. Software interrupts are non-maskable interrupts.

12.2.1 Undefined Instruction Interrupt

An undefined instruction interrupt occurs when executing the UND instruction.

12.2.2 Overflow Interrupt

An overflow interrupt occurs when executing the INTO instruction with the O flag in the FLG register set to "1" (the operation resulted in an overflow). The following are instructions whose O flag changes by arithmetic: ABS, ADC, ADCF, ADD, CMP, DIV, DIVU, DIVX, NEG, RMPA, SBB, SHA, SUB

12.2.3 BRK Interrupt

A BRK interrupt occurs when executing the BRK instruction.

12.2.4 INT Instruction Interrupt

An INT instruction interrupt occurs when executing the INT instruction. Software interrupt Nos. 0 to 63 can be specified for the INT instruction. Because software interrupt Nos. 4 to 31 are assigned to peripheral function interrupts, the same interrupt routine as for peripheral function interrupts can be executed by executing the INT instruction.

In software interrupt Nos. 0 to 31, the U flag is saved to the stack during instruction execution and is cleared to "0" (ISP selected) before executing an interrupt sequence. The U flag is restored from the stack when returning from the interrupt routine. In software interrupt Nos. 32 to 63, the U flag does not change state during instruction execution, and the SP then selected is used.

12.3 Hardware Interrupts

Hardware interrupts are classified into two types - special interrupts and peripheral function interrupts.

12.3.1 Special Interrupts

Special interrupts are non-maskable interrupts.

12.3.1.1 NMI Interrupt

An $\overline{\text{NMI}}$ interrupt is generated when input on the $\overline{\text{NMI}}$ pin changes state from high to low. For details about the $\overline{\text{NMI}}$ interrupt, refer to the **12.7** $\overline{\text{NMI}}$ Interrupt.

12.3.1.2 DBC Interrupt

Do not normally use this interrupt because it is provided exclusively for use by development tools.

12.3.1.3 Watchdog Timer Interrupt

Generated by the watchdog timer. Once a watchdog timer interrupt is generated, be sure to initialize the watchdog timer. For details about the watchdog timer, refer to the **13. Watchdog Timer**.

12.3.1.4 Oscillation Stop and Re-oscillation Detection Interrupt

Generated by the oscillation stop and re-oscillation detection function. For details about the oscillation stop and re-oscillation detection function, refer to the **10. Clock Generation Circuit.**

12.3.1.5 12.3.1.5 Low Voltage Detection Interrupt

Generated by the voltage detection circuit. For details about the voltage detection circuit, refer to the **6. Voltage Detection Circuit.**

12.3.1.6 Single-Step Interrupt

Do not normally use this interrupt because it is provided exclusively for use by development tools.

12.3.1.7 Address Match Interrupt

An address match interrupt is generated immediately before executing the instruction at the address indicated by the RMAD0 to RMAD3 register that corresponds to one of the AIER0 or AIER1 bit in the AIER register or the AIER20 or AIER21 bit in the AIER2 register which is "1" (address match interrupt enabled). For details about the address match interrupt, refer to the **12.9 Address Match Interrupt**.

12.3.2 Peripheral Function Interrupts

The peripheral function interrupt occurs when a request from the peripheral functions in the microcomputer is acknowledged. The peripheral function interrupt is a maskable interrupt. See **Table 12.2 Relocatable Vector Tables** about how the peripheral function interrupt occurs. Refer to the descriptions of each function for details.

12.4 Interrupts and Interrupt Vector

One interrupt vector consists of 4 bytes. Set the start address of each interrupt routine in the respective interrupt vectors. When an interrupt request is accepted, the CPU branches to the address set in the corresponding interrupt vector. Figure 12.2 shows the Interrupt Vector.

	MSB	LSE
Vector address (L)	Low-ord	der address
	Middle-or	rder address
	0000	High-order address
Vector address (H)	0000	0000

Figure 12.2 Interrupt Vector

12.4.1 Fixed Vector Tables

The fixed vector tables are allocated to the addresses from FFFDCh to FFFFFh. Table 12.1 lists the Fixed Vector Tables. In the flash memory version of microcomputer, the vector addresses (H) of fixed vectors are used by the ID code check function. For details, refer to the **22.2 Functions To Prevent Flash Memory from Rewriting**.

Table 12.1	Fixed Vector Tables
------------	---------------------

Interrupt Source	Vector Table Addresses Address (L) to Address (H)	Reference
Undefined Instruction (UND instruction)	FFFDCh to FFFDFh	M16C/60, M16C/20 Series
Overflow (INTO instruction)	FFFE0h to FFFE3h	software manual
BRK Instruction ⁽²⁾	FFFE4h to FFFE7h	
Address Match	FFFE8h to FFFEBh	12.9 Address Match Interrupt
Single Step ⁽¹⁾	FFFECh to FFFEFh	
Watchdog Timer, Oscillation Stop and Re-Oscillation Detection, Low Voltage Detection	FFFF0h to FFFF3h	 13. Watchdog Timer 10. Clock Generation Circuit 6. Voltage Detection Circuit
DBC ⁽¹⁾	FFFF4h to FFFF7h	
NMI	FFFF8h to FFFFBh	12.7 NMI interrupt
Reset	FFFFCh to FFFFFh	5. Reset

NOTES:

- 1. Do not normally use this interrupt because it is provided exclusively for use by development tools.
- 2. If the contents of address FFFE7h is FFh, program execution starts from the address shown by the vector in the relocatable vector table.

12.4.2 Relocatable Vector Tables

The 256 bytes beginning with the start address set in the INTB register comprise a reloacatable vector table area. Table 12.2 lists the Relocatable Vector Tables. Setting an even address in the INTB register results in the interrupt sequence being executed faster than in the case of odd addresses.

Interrupt Source	Vector Address ⁽¹⁾ Address (L) to Address (H)	Software Interrupt Number	Reference
BRK Instruction ⁽⁵⁾	+0 to +3 (0000h to 0003h)	0	M16C/60, M16C/20
-(Reserved)		1 to 3	Series software manual
INT3	+16 to +19 (0010h to 0013h)	4	12.6 INT interrupt
Timer B5	+20 to +23 (0014h to 0017h)	5	15. Timers
Timer B4, UART1 Bus Collision Detect (4, 6)	+24 to +27 (0018h to 001Bh)	6	15. Timers
Timer B3, UART0 Bus Collision Detect (4, 6)	+28 to +31 (001Ch to 001Fh)	7	17. Serial Interface
SI/O4, INT5 ⁽²⁾	+32 to +35 (0020h to 0023h)	8	12.6 INT interrupt
SI/O3, INT4 ⁽²⁾	+36 to +39 (0024h to 0027h)	9	17. Serial Interface
UART 2 Bus Collision Detection ⁽⁶⁾	+40 to +43 (0028h to 002Bh)	10	17. Serial Interface
DMA0	+44 to +47 (002Ch to 002Fh)	11	14. DMAC
DMA1	+48 to +51 (0030h to 0033h)	12	
Key Input Interrupt	+52 to +55 (0034h to 0037h)	13	12.8 Key Input Interrupt
A/D	+56 to +59 (0038h to 003Bh)	14	18. A/D Converter
UART2 Transmit, NACK2 (3)	+60 to +63 (003Ch to 003Fh)	15	17. Serial Interface
UART2 Receive, ACK2 ⁽³⁾	+64 to +67 (0040h to 0043h)	16	
UART0 Transmit, NACK0 (3)	+68 to +71 (0044h to 0047h)	17	
UART0 Receive, ACK0 ⁽³⁾	+72 to +75 (0048h to 004Bh)	18	
UART1 Transmit, NACK1 (3)	+76 to +79 (004Ch to 004Fh)	19	
UART1 Receive, ACK1 ⁽³⁾	+80 to +83 (0050h to 0053h)	20	
Timer A0	+84 to +87 (0054h to 0057h)	21	15. Timers
Timer A1	+88 to +91 (0058h to 005Bh)	22	
Timer A2	+92 to +95 (005Ch to 005Fh)	23	
Timer A3	+96 to +99 (0060h to 0063h)	24	
Timer A4	+100 to +103 (0064h to 0067h)	25	
Timer B0	+104 to +107 (0068h to 006Bh)	26	
Timer B1	+108 to +111 (006Ch to 006Fh)	27	
Timer B2	+112 to +115 (0070h to 0073h)	28	
ĪNTO	+116 to +119 (0074h to 0077h)	29	12.6 INT interrupt
ĪNT1	+120 to +123 (0078h to 007Bh)	30	
INT2	+124 to +127 (007Ch to 007Fh)	31	
Software Interrupt ⁽⁵⁾	+128 to +131 (0080h to 0083h)	32	M16C/60, M16C/20
	to	to	Series software manual
	+252 to +255 (00FCh to 00FFh)	63	

Table 12.2 Relocatable Vector Tables

NOTES:


- 1. Address relative to address in INTB.
- 2. Use the IFSR6 and IFSR7 bits in the IFSR register to select.
- 3. During I²C mode, NACK and ACK interrupts comprise the interrupt source.
- 4. Use the IFSR26 and IFSR27 bits in the IFSR2A register to select.
- 5. These interrupts cannot be disabled using the I flag.
- 6. Bus collision detection : During IE mode, this bus collision detection constitutes the factor of an interrupt.
 - During I²C mode, however, a start condition or a stop condition detection constitutes the factor of an interrupt.

12.5 Interrupt Control


The following describes how to enable/disable the maskable interrupts, and how to set the priority in which order they are accepted. What is explained here does not apply to nonmaskable interrupts.


Use the I flag in the FLG register, IPL, and ILVL2 to ILVL0 bits in the each interrupt control register to enable/ disable the maskable interrupts. Whether an interrupt is requested is indicated by the IR bit in the each interrupt control register.

Figure 12.3 and Figure 12.4 show the Interrupt Control Registers.



3. Use the IFSR2A register to select.





2. To rew rite the interrupt control register, do so at a point that does not generate the interrupt request for that register. For details, refer to **24.6 Interrupt**.

3. If the IFSRi bit (i = 0 to 5) in the IFSR register are "1" (both edges), set the POL bit in the INTIC register to "0" (falling edge).

4. When the BYTE pin is low and the processor mode is memory expansion or microprocessor mode, set the LVL2 to ILVL0

5. Set the POL bit in the S3IC or S4IC register to "0" (falling edge) when the IFSR6 bit in the IFSR register = 0 (SI/O3 selected) or IFSR7 bit = 0 (SI/O4 selected), respectively.

Figure 12.4 Interrupt Control Registers (2)

12.5.1 I Flag

The I flag enables or disables the maskable interrupt. Setting the I flag to "1" (= enabled) enables the maskable interrupt. Setting the I flag to "0" (= disabled) disables all maskable interrupts.

12.5.2 IR Bit

The IR bit is set to "1" (= interrupt requested) when an interrupt request is generated. Then, when the interrupt request is accepted and the CPU branches to the corresponding interrupt vector, the IR bit is cleared to "0" (= interrupt not requested).

The IR bit can be cleared to "0" in a program. Note that do not write "1" to this bit.

12.5.3 ILVL2 to ILVL0 Bits and IPL

Interrupt priority levels can be set using the ILVL2 to ILVL0 bits.

Table 12.3 shows the Settings of Interrupt Priority Levels and Table 12.4 shows the Interrupt Priority Levels Enabled by IPL.

The following are conditions under which an interrupt is accepted:

- I flag = 1
- IR bit = 1
- interrupt priority level > IPL

The I flag, IR bit, ILVL2 to ILVL0 bits and IPL are independent of each other. In no case do they affect one another.

Table 12.3 Settings of Interrupt Priority Levels

ILVL2 to ILVL0 Bits	Interrupt Priority Level	Priority Order
000b	Level 0 (interrupt disabled)	-
001b	Level 1	Low
010b	Level 2	
011b	Level 3	
100b	Level 4	
101b	Level 5	
110b	Level 6	
111b	Level 7	High

Table 12.4Interrupt Priority Levels Enabled by IPL

IPL	Enabled Interrupt Priority Levels
000b	Interrupt levels 1 and above are enabled
001b	Interrupt levels 2 and above are enabled
010b	Interrupt levels 3 and above are enabled
011b	Interrupt levels 4 and above are enabled
100b	Interrupt levels 5 and above are enabled
101b	Interrupt levels 6 and above are enabled
110b	Interrupt levels 7 and above are enabled
111b	All maskable interrupts are disabled

12.5.4 Interrupt Sequence

An interrupt sequence – what are performed over a period from the instant an interrupt is accepted to the instant the interrupt routine is executed – is described here.

If an interrupt occurs during execution of an instruction, the processor determines its priority when the execution of the instruction is completed, and transfers control to the interrupt sequence from the next cycle. If an interrupt occurs during execution of either the SMOVB, SMOVF, SSTR or RMPA instruction, the processor temporarily suspends the instruction being executed, and transfers control to the interrupt sequence.

The CPU behavior during the interrupt sequence is described below. Figure 12.5 shows Time Required for Executing Interrupt Sequence.

- (1) The CPU obtains interrupt information (interrupt number and interrupt request level) by reading address 000000h. Then, the IR bit applicable to the interrupt information is set to "0" (interrupt requested).
- (2) The FLG register, prior to an interrupt sequence, is saved to a temporary register ⁽¹⁾ within the CPU.
- (3) The I, D and U flags in the FLG register become as follows:
 - The I flag is set to "0" (interrupt disabled)
 - The D flag is set to "0" (single-step interrupt disabled)
 - The U flag is set to "0" (ISP selected)

However, the U flag does not change state if an INT instruction for software interrupt Nos. 32 to 63 is executed.

- (4) The temporary register $^{(1)}$ within the CPU is saved to the stack.
- (5) The PC is saved to the stack.
- (6) The interrupt priority level of the acknowledged interrupt in IPL is set.
- (7) The start address of the relevant interrupt routine set in the interrupt vector is stored in the PC.

After the interrupt sequence is completed, an instruction is executed from the starting address of the interrupt routine.

NOTES:

1. Temporary register cannot be modified by users.

CPU clock	
Address bus	Address Indeterminate ⁽¹⁾ SP-2 SP-4 vec vec+2 PC
Data bus	Interrupt Indeterminate ⁽¹⁾
RD	
WR ⁽²⁾)
	S : The indeterminate state depends on the instruction queue buffer. A read cycle occurs when the instruction queue buffer is ready to accept instructions. The \overline{WR} signal timing shown here is for the case where the stack is located in the internal RAM.

Figure 12.5 Time Required for Executing Interrupt Sequence

12.5.5 Interrupt Response Time

Figure 12.6 shows the Interrupt Response Time. The interrupt response or interrupt acknowledge time denotes a time from when an interrupt request is generated till when the first instruction in the interrupt routine is executed. Specifically, it consists of a time from when an interrupt request is generated till when the instruction then executing is completed ((a) on Figure 12.6) and a time during which the interrupt sequence is executed ((b) on Figure 12.6).




Figure 12.6 Interrupt Response Time

12.5.6 Variation of IPL when Interrupt Request is Accepted

When a maskable interrupt request is accepted, the interrupt priority level of the accepted interrupt is set in the IPL.

When a software interrupt or special interrupt request is accepted, one of the interrupt priority levels listed in Table 12.5 is set in the IPL. Table 12.5 lists the IPL Level That is Set to IPL When a Software or Special Interrupt is Accepted.

Table 12.5 IPL Level That is Set to IPL When a Software or Special Interrupt is Accepted

Interrupt Sources	Level that is Set to IPL
Watchdog Timer, NMI, Oscillation Stop and Re-Oscillation Detection, Low Voltage Detection	7
Software, Address Match, DBC, Single-Step	Not changed

12.5.7 Saving Registers

In the interrupt sequence, the FLG register and PC are saved to the stack.

At this time, the 4 high-order bits of the PC and the 4 high-order (IPL) and 8 low-order bits in the FLG register, 16 bits in total, are saved to the stack first. Next, the 16 low-order bits of the PC are saved.

Figure 12.7 shows the Stack Status Before and After Acceptance of Interrupt Request.

The other necessary registers must be saved in a program at the beginning of the interrupt routine. Use the PUSHM instruction, and all registers except SP can be saved with a single instruction.




Figure 12.7 Stack Status Before and After Acceptance of Interrupt Request

The operation of saving registers carried out in the interrupt sequence is dependent on whether the SP $^{(1)}$, at the time of acceptance of an interrupt request, is even or odd. If the stack pointer $^{(1)}$ is even, the FLG register and the PC are saved,16 bits at a time. If odd, they are saved in two steps, 8 bits at a time. Figure 12.8 shows the Operation of Saving Register.

NOTES:

1.When any INT instruction in software numbers 32 to 63 has been executed, this is the SP indicated by the U flag. Otherwise, it is the ISP.




Figure 12.8 Operation of Saving Register

12.5.8 Returning from an Interrupt Routine

The FLG register and PC in the state in which they were immediately before entering the interrupt sequence are restored from the stack by executing the REIT instruction at the end of the interrupt routine.

Thereafter the CPU returns to the program which was being executed before accepting the interrupt request.

Return the other registers saved by a program within the interrupt routine using the POPM or similar instruction before executing the REIT instruction.

Register bank is switched back to the bank used prior to the interrupt sequence by the REIT instruction.

12.5.9 Interrupt Priority

If two or more interrupt requests are sampled at the same sampling points (a timing to detect whether an interrupt request is generated or not), the interrupt with the highest priority is acknowledged.

For maskable interrupts (peripheral functions interrupt), any desired priority level can be selected using the ILVL2 to ILVL0 bits. However, if two or more maskable interrupts have the same priority level, their interrupt priority is resolved by hardware, with the highest priority interrupt accepted.

The watchdog timer and other special interrupts have their priority levels set in hardware. Figure 12.9 shows the Hardware Interrupt Priority.

Software interrupts are not affected by the interrupt priority. If an instruction is executed, control branches invariably to the interrupt routine.




Figure 12.9 Hardware Interrupt Priority

12.5.10 Interrupt Priority Level Select Circuit

The interrupt priority level select circuit selects the highest priority interrupt when two or more interrupt requests are sampled at the same sampling point.

Figure 12.10 shows the Interrupts Priority Select Circuit.




Figure 12.10 Interrupts Priority Select Circuit

12.6 INT Interrupt

INTi interrupt (i=0 to 5) is triggered by the edges of external inputs. The edge polarity is selected using the IFSRi bit in the IFSR register.

 $\overline{INT4}$ and $\overline{INT5}$ share the interrupt vector and interrupt control register with SI/O3 and SI/O4, respectively. To use the $\overline{INT4}$ interrupt, set the IFSR6 bit in the IFSR register to "1" (= $\overline{INT4}$). To use the $\overline{INT5}$ interrupt, set the IFSR7 bit in the IFSR register to "1" (= $\overline{INT5}$).

After modifying the IFSR6 or IFSR7 bit, clear the corresponding IR bit to "0" (= interrupt not requested) before enabling the interrupt.

Figure 12.11 shows the IFSR and IFSR2A Registers.

Interrupt Factor Sel	ect Registe	∋r		
b7 b6 b5 b4 b3 b2 b1 b0	Symbol IFSR	Address 035Fh	After Reset 00h	
	Bit Symbol	Bit Name	Function	RW
	IFSR0	INT0 Interrupt Polarity Switching Bit	0 : One edge 1 : Both edges ⁽¹⁾	RW
	IFSR1	INT1 Interrupt Polarity Switching Bit	0 : One edge 1 : Both edges ⁽¹⁾	RW
	IFSR2	INT2 Interrupt Polarity Switching Bit	0 : One edge 1 : Both edges ⁽¹⁾	RW
	IFSR3	INT3 Interrupt Polarity Switching Bit	0 : One edge 1 : Both edges ⁽¹⁾	RW
	IFSR4	INT4 Interrupt Polarity Switching Bit	0 : One edge 1 : Both edges ⁽¹⁾	RW
	IFSR5	INT5 Interrupt Polarity Switching Bit	0 : One edge 1 : Both edges ⁽¹⁾	RW
	IFSR6	Interrupt Request Factor Select Bit ⁽²⁾	0 : SI/O3 ⁽³⁾ 1 : INT4	RW
	IFSR7	Interrupt Request Factor Select Bit ⁽²⁾	0 : SI/O4 ⁽³⁾ 1 : INT5	RW

NOTES :

1. When setting this bit to "1" (= both edges), make sure the POL bit in the INT0IC to INT5IC register are set to "0" (= falling edge).

2. During memory expansion and microprocessor modes, when the data bus is 16 bits wide (BYTE pin is "L"), set this bit to "0" (= SI/O3, SI/O4).

 When setting this bit to "0" (= SI/O3, SI/O4), make sure the POL bit in the S3IC and S4IC registers are set to "0" (= falling edge).

Interrupt Factor Select Register 2

b7 b6 b5 b4 b3 b2 b1 b0	Symbol IFSR2A	Address 035Eh	After Reset 00XXXXXXb	
	Bit Symbol	Bit Name	Function	RW
	 (b5-b0)	Nothing is assigned. When write, set When read, their contents are indeten		_
	IFSR26	Interrupt Request Factor Select Bit ⁽¹⁾	0 : Timer B3 1 : UART0 bus collision detection	RW
	IFSR27	Interrupt Request Factor Select Bit ⁽²⁾	0 : Timer B4 1 : UART1 bus collision detection	RW
NOTES :	•	•	-	·

1. Timer B3 and UART0 bus collision detection share the vector and interrupt control register. When using Timer B3 interrupt, clear the IFSR26 bit to "0" (Timer B3). When using UART0 bus collision detection, set the IFSR26 bit to "1".

2. Timer B4 and UART1 bus collision detection share the vector and interrupt control register. When using Timer B4 interrupt, clear the IFSR27 bit to "0" (Timer B4). When using UART1 bus collision detection, set the IFSR27 bit to "1".

Figure 12.11 IFSR and IFSR2A Registers

12.7 NMI Interrupt

An $\overline{\text{NMI}}$ interrupt is generated when input on the $\overline{\text{NMI}}$ pin changes state from high to low. The $\overline{\text{NMI}}$ interrupt is a non-maskable interrupt.

The input level of this $\overline{\text{NMI}}$ interrupt input pin can be read by accessing the P8_5 bit in the P8 register. This pin cannot be used as an input port.

12.8 Key Input Interrupt

Of P10_4 to P10_7, a key input interrupt is generated when input on any of the P10_4 to P10_7 pins which has had the PD10_4 to PD10_7 bits in the PD10 register set to "0" (= input) goes low. Key input interrupts can be used as a key-on wake up function, the function which gets the microcomputer out of wait or stop mode. However, if you intend to use the key input interrupt, do not use P10_4 to P10_7 as analog input ports. Figure 12.12 shows the block diagram of the Key Input Interrupt. Note, however, that while input on any pin which has had the PD10_4 to PD10_7 bits set to "0" (= input mode) is pulled low, inputs on all other pins of the port are not detected as interrupts.




Figure 12.12 Key Input Interrupt

An address match interrupt is generated immediately before executing the instruction at the address indicated by the RMADi register (i=0 to 3). Set the start address of any instruction in the RMADi register. Use the AIER0 and AIER1 bits in the AIER register and AIER20 and AIER21 bits in the AIER2 register to enable or disable the interrupt. Note that the address match interrupt is unaffected by the I flag and IPL. For address match interrupts, the value of the PC that is saved to the stack area varies depending on the instruction being executed (refer to **12.5.7 Saving Registers**).

(The value of the PC that is saved to the stack area is not the correct return address.) Therefore, follow one of the methods described below to return from the address match interrupt.

- Rewrite the content of the stack and then use the REIT instruction to return.
- Restore the stack to its previous state before the interrupt request was accepted by using the POP or similar other instruction and then use a jump instruction to return.

Table 12.6 shows the Value of the PC that is Saved to the Stack Area when an Address Match Interrupt Request is Accepted

Figure 12.13 shows the AIER, AIER2 and RMAD0 to RMAD3 Registers.

Table 12.6Value of the PC that is Saved to the Stack Area when an Address Match Interrupt
Request is Accepted

Instruction at the Address Indicated by the RMADi Register					Value of the PC that is saved to the stack area	
 16-bit op-cod 	e instruction					The address
 Instruction sh 	own below amo	ong 8-bit oper	ation code instruct	ions		indicated by the
ADD.B:S	#IMM8,dest	SUB.B:S	#IMM8,dest	AND.B:S	#IMM8,dest	RMADi register +2
OR.B:S	#IMM8,dest	MOV.B:S	#IMM8,dest	STZ.B:S	#IMM8,dest	-
STNZ.B:S	S #IMM8,dest STZX.B:S #IMM81,#IMM82,dest					
CMP.B:S	#IMM8,dest	PUSHM	src	POPM dest		
JMPS	#IMM8	JSRS	#IMM8			
MOV.B:S	MOV.B:S #IMM,dest (However, dest=A0 or A1)					
Instructions other than the above The address			The address			
					indicated by the	
						RMADi register +1

Value of the PC that is saved to the stack area : Refer to 12.5.7 Saving Registers.

Table 12.7 Relationship Between Address Match Interrupt Sources and Associated Registers

Address Match Interrupt sources	Address Match Interrupt Enable Bit	Address Match Interrupt Register
Address Match Interrupt 0	AIER0	RMAD0
Address Match Interrupt 1	AIER1	RMAD1
Address Match Interrupt 2	AIER20	RMAD2
Address Match Interrupt 13	AIER21	RMAD3




Figure 12.13 AIER, AIER2 and RMAD0 to RMAD3 Registers

13. Watchdog Timer

The watchdog timer is the function of detecting when the program is out of control. Therefore, we recommend using the watchdog timer to improve reliability of a system. The watchdog timer contains a 15-bit counter which counts down the clock derived by dividing the CPU clock using the prescaler. Whether to generate a watchdog timer interrupt request or apply a watchdog timer reset as an operation to be performed when the watchdog timer underflows after reaching the terminal count can be selected using the PM12 bit of PM1 register. The PM12 bit can only be set to "1" (reset). Once this bit is set to "1," it cannot be set to "0" (watchdog timer interrupt) in a program. Refer to **5.4 Watchdog Timer Reset** for the details of watchdog timer reset.

When the main clock source is selected for CPU clock, on-chip oscillator clock, PLL clock, the divide-by-N value for the prescaler can be chosen to be 16 or 128. If a sub-clock is selected for CPU clock, the divide by-N value for the prescaler is always 2 no matter how the WDC7 bit is set. The period of watchdog timer can be calculated as given below. The period of watchdog timer is, however, subject to an error due to the prescaler.

With main clock chosen for CPU clock, on-chip oscillator clock, PLL clock

Watahdag timer pariod -	=	Prescaler dividing (16 or 128) \times Watchdog timer count (32768)
Watchdog timer period	_	CPU clock

With sub-clock chosen for CPU clock

Watchdog timer period		Prescaler dividing $(2) \times$ Watchdog timer count (32768)
watchidog tiller period	_	CPU clock

For example, when CPU clock = 16 MHz and the divide-by-N value for the prescaler= 16, the watchdog timer period is approx. 32.8 ms.

The watchdog timer is initialized by writing to the WDTS register. The prescaler is initialized after reset. Note that the watchdog timer and the prescaler both are inactive after reset, so that the watchdog timer is activated to start counting by writing to the WDTS register.

In stop mode, wait mode and hold state, the watchdog timer and prescaler are stopped. Counting is resumed from the held value when the modes or state are released.

Figure 13.1 shows the Watchdog Timer Block Diagram. Figure 13.2 shows the WDC and WDTS Register.





Figure 13.1 Watchdog Timer Block Diagram





13.1 Count source protective mode

In this mode, a on-chip oscillator clock is used for the watchdog timer count source. The watchdog timer can be kept being clocked even when CPU clock stops as a result of run-away.

Before this mode can be used, the following register settings are required:

- (1) Set the PRC1 bit in the PRCR register to "1" (enable writes to PM1 and PM2 registers).
- (2) Set the PM12 bit in the PM1 register to "1" (reset when the watchdog timer underflows).
- (3) Set the PM22 bit in the PM2 register to "1" (on-chip oscillator clock used for the watchdog timer count source).
- (4) Set the PRC1 bit in the PRCR register to "0" (disable writes to PM1 and PM2 registers).
- (5) Write to the WDTS register (watchdog timer starts counting).

Setting the PM22 bit in the PM register to "1" results in the following conditions.

• The on-chip oscillator starts oscillating, and the on-chip oscillator clock becomes the watchdog timer count source.

Watchdog timer period = Watchdog timer count (32768) On-chip oscillator clock

- The CM10 bit in the CM1 register is disabled against write (Writing a "1" has no effect, nor is stop mode entered).
- The watchdog timer does not stop when in wait mode or hold state.

14. DMAC

The DMAC (Direct Memory Access Controller) allows data to be transferred without the CPU intervention.

Two DMAC channels are included. Each time a DMA request occurs, the DMAC transfers one (8 or 16-bit) data from the source address to the destination address. The DMAC uses the same data bus as used by the CPU. Because the DMAC has higher priority of bus control than the CPU and because it makes use of a cycle steal method, it can transfer one word (16 bits) or one byte (8 bits) of data within a very short time after a DMA request is generated. Figure 14.1 shows the DMAC Block Diagram. Table 14.1 lists the DMAC Specifications. Figures 14.2 to 14.4 shows the DMAC-related registers.




Figure 14.1 DMAC Block Diagram

A DMA request is generated by a write to the DSR bit in the DMiSL register (i = 0 to 1), as well as by an interrupt request which is generated by any function specified by the DMS and DSEL3 to DSEL0 bits in the DMiSL register. However, unlike in the case of interrupt requests, DMA requests are not affected by the I flag and the interrupt control register, so that even when interrupt requests are disabled and no interrupt request can be accepted, DMA requests are always accepted. Furthermore, because the DMAC does not affect interrupts, the IR bit in the interrupt control register does not change state due to a DMA transfer.

A data transfer is initiated each time a DMA request is generated when the DMAE bit in the DMiCON register = 1 (DMA enabled). However, if the cycle in which a DMA request is generated is faster than the DMA transfer cycle, the number of transfer requests generated and the number of times data is transferred may not match. Refer to **14.4 DMA Request** for details.

	Item	Specification	
No. of Channels		2 (cycle steal method)	
Transfer Memory Space		 From any address in the 1-Mbyte space to a fixed address From a fixed address to any address in the 1-Mbyte space From a fixed address to a fixed address 	
Maximum No. of E	Bytes Transferred	128 Kbytes (with 16-bit transfers) or 64 Kbytes (with 8-bit transfers)	
DMA Request Factors ^(1, 2)		Falling edge of INT0 or INT1 Both edge of INT0 or INT1 Timer A0 to timer A4 interrupt requests Timer B0 to timer B5 interrupt requests UART0 transfer, UART0 reception interrupt requests UART1 transfer, UART1 reception interrupt requests UART2 transfer, UART2 reception interrupt requests SI/O3, SI/O4 interrupt requests A/D conversion interrupt requests Software triggers	
Channel Priority		DMA0 > DMA1 (DMA0 takes precedence)	
Transfer Unit		8 bits or 16 bits	
Transfer Address	Direction	forward or fixed (The source and destination addresses cannot both be in the forward direction.)	
Transfer Mode	Single Transfer	Transfer is completed when the DMAi transfer counter (i = 0 to 1) underflows after reaching the terminal count.	
	Repeat Transfer	When the DMAi transfer counter underflows, it is reloaded with the value of the DMAi transfer counter reload register and a DMA transfer is continued with it.	
DMA Interrupt Red	quest Generation Timing	When the DMAi transfer counter underflowed	
DMA Start up		Data transfer is initiated each time a DMA request is generated when th DMAE bit in the DMAiCON register = 1 (enabled).	
DMA Shutdown	Single Transfer	 When the DMAE bit is set to "0" (disabled) After the DMAi transfer counter underflows 	
	Repeat Transfer	When the DMAE bit is set to "0" (disabled)	
Reload Timing for Forward Address Pointer and Transfer Counter		When a data transfer is started after setting the DMAE bit to "1" (enabled), the forward address pointer is reloaded with the value of the SARi or the DARi pointer whichever is specified to be in the forward direction and the DMAi transfer counter is reloaded with the value of the DMAi transfer counter reload register.	
DMA Transfer Cycles		Minimum 3 cycles between SFR and internal RAM	

NOTES:

- 1. DMA transfer is not effective to any interrupt. DMA transfer is affected neither by the I flag nor by the interrupt control register.
- 2. The selectable factors of DMA requests differ with each channel.
- 3. Make sure that no DMAC-related registers (addresses 0020h to 003Fh) are accessed by the DMAC.

b7 b6 b5 b4 b3 b2 b1 b0)			
	Symbol	Address	After Reset	
╶╂┍┟╱╱┧╴┠╶┠╸	-	03B8h	00h	
	DM0SL		Function	
	Bit Symbol		(NOTE 1)	RW
•	DSEL0	DMA Request Factor Select Bit	(NOTE I)	RV
	DSEL1	_		RV
	DSEL2			RV
	DSEL3			RV
		Nothing is assigned. When write,	, set to "0".	_
	(b5-b4)	When read, their content are "0".		
	DMS	DMA Request Factor Expansion	0: Basic factor of request	RV
	DIVIS	Select Bit	1: Extended factor of request	RV.
		Software DMA Request Bit	A DMA request is generated by setting this bit to "1" when the DMS bit is "0" (basic factor)	
	DOD		and the DSEL3 to DSEL0 bits are "0001b"	
<u></u>	DSR		(software trigger).	RV
1. The factors		sts can be selected by a combinati	The value of this bit when read is "0". on of DMS bit and DSEL3 to DSEL0 bits in the man	iner
1. The factors of described be	elow.	-	on of DMS bit and DSEL3 to DSEL0 bits in the man	iner
1. The factors of described be DSEL3 to DSEL0	elow . DMS	=0(Basic Factor of Request)		iner
1. The factors of described be DSEL3 to DSEL0 0 0 0 b	elow DMS Falling Edge	=0(Basic Factor of Request) of INTO Pin	on of DMS bit and DSEL3 to DSEL0 bits in the man	iner
1. The factors of described be DSEL3 to DSEL0 0 0 0 0 b 0 0 0 b 0 0 0 1 b	elow . DMS Falling Edge Softw are Tr	=0(Basic Factor of Request) of INTO Pin	on of DMS bit and DSEL3 to DSEL0 bits in the man	
1. The factors of described be DSEL3 to DSEL0 0 0 0 0 b 0 0 0 1 b 0 0 0 1 0 b	blow . DMS Falling Edge Softw are Tr Timer A0	=0(Basic Factor of Request) of INTO Pin	on of DMS bit and DSEL3 to DSEL0 bits in the man	iner
1. The factors of described be DSEL3 to DSEL0 0 0 0 0 b 0 0 0 1 b 0 0 1 0 b 0 0 1 0 b 0 0 1 1 b 0 0 1 1 b	elow . DMS Falling Edge Softw are Tr Timer A0 Timer A1	=0(Basic Factor of Request) of INTO Pin	on of DMS bit and DSEL3 to DSEL0 bits in the man	
1. The factors of described be DSEL3 to DSEL0 0 0 0 b 0 0 1 b 0 0 1 0 b 0 0 1 1 b 0 0 1 1 b 0 0 1 0 b 0 0 1 0 b	elow . DMS Falling Edge Softw are Tr Timer A0 Timer A1 Timer A2	=0(Basic Factor of Request) of INTO Pin	on of DMS bit and DSEL3 to DSEL0 bits in the man	
1. The factors of described be DSEL3 to DSEL0 0 0 0 b 0 0 1 b 0 0 1 1 b 0 0 1 1 b 0 1 0 0 b 0 1 0 b 0 1 0 b 0 1 0 1	elow . DMS Falling Edge Softw are Tr Timer A0 Timer A1	=0(Basic Factor of Request) of INTO Pin	on of DMS bit and DSEL3 to DSEL0 bits in the man DMS=1(Extended Factor of Request)	
1. The factors of described be DSEL3 to DSEL0 0 0 0 0 b 0 0 1 0 b 0 0 1 1 b 0 0 1 1 b 0 1 0 0 b 0 1 0 1	elow . DMS Falling Edge Softw are Tr Timer A0 Timer A1 Timer A2 Timer A3	=0(Basic Factor of Request) of INTO Pin	on of DMS bit and DSEL3 to DSEL0 bits in the man	
1. The factors of described be DSEL3 to DSEL0 0 0 0 0 b 0 0 1 b 0 0 1 1 b 0 0 1 1 b 0 1 0 0 b 0 1 0 1	elow . DMS Falling Edge Softw are Tr Timer A0 Timer A1 Timer A2 Timer A3 Timer A4	=0(Basic Factor of Request) of INTO Pin	on of DMS bit and DSEL3 to DSEL0 bits in the man DMS=1(Extended Factor of Request) Tw o Edges of INTO Pin	
1. The factors of described be DSEL3 to DSEL0 0 0 0 0 b 0 0 1 0 b 0 0 1 1 b 0 0 1 1 b 0 1 0 0 b 0 1 1 0 b 0 1 1 1 b 0 1 1 0 b 0 1 1 1 b 1 0 0 0 b 0 1 1 1 b 0 0 0 b 0 0 0 0	elow . DMS Falling Edge Softw are Tr Timer A0 Timer A1 Timer A2 Timer A3 Timer A4 Timer B0	=0(Basic Factor of Request) of INTO Pin	on of DMS bit and DSEL3 to DSEL0 bits in the man DMS=1(Extended Factor of Request) Tw o Edges of INTO Pin Timer B3	
1. The factors of described be DSEL3 to DSEL0 0 0 0 0 b 0 0 1 0 b 0 0 1 1 b 0 0 1 1 0 b 0 1 1 0 b 0 1 1 0 b 0 1 1 1 b 0 1 1 0 b 0 1 1 1 b 1 0 0 0 b 1 0 0 1 b 0 1 1 1 b 1 0 0 0 b 1 0 0 1 b 0 0 1 1 0 b 0 1 1 0 b 0 0 1 1 0 b 0 0 b 0 0 0 b 0 0 0 b 0 0 0 0	elow . Palling Edge Softw are Tr Timer A0 Timer A1 Timer A2 Timer A3 Timer A4 Timer B0 Timer B1	=0(Basic Factor of Request) of INTO Pin igger	on of DMS bit and DSEL3 to DSEL0 bits in the man DMS=1(Extended Factor of Request) Two Edges of INTO Pin Timer B3 Timer B4	
1. The factors of described be DSEL3 to DSEL0 0 0 0 0 b 0 0 1 0 b 0 0 1 1 b 0 0 1 1 0 b 0 1 1 0 b 0 1 1 0 b 0 1 1 1 b 1 0 0 0 b 1 0 0 b 1 0 0 b 1 0 0 b 1 0 0 b 1 0 0 b 1 0 0 b 1 0 0 b 1 0 0 1 b 1 0 0 1 b 1 0 1 0	elow . Palling Edge Softw are Tr Timer A0 Timer A1 Timer A2 Timer A3 Timer A4 Timer B0 Timer B1 Timer B2	=0(Basic Factor of Request) of INTO Pin igger	on of DMS bit and DSEL3 to DSEL0 bits in the man DMS=1(Extended Factor of Request) Two Edges of INTO Pin Timer B3 Timer B4	
1. The factors of described be DSEL3 to DSEL0 0 0 0 0 b 0 0 1 b 0 0 1 1 b 0 0 1 1 b 0 1 0 0 b 0 1 1 0 b 0 1 1 0 b 0 1 1 1 b 1 0 0 0 b 1 0 0 1 b 1 0 1 0	elow . Falling Edge Softw are Tr Timer A0 Timer A1 Timer A2 Timer A3 Timer A4 Timer B0 Timer B1 Timer B2 UARTO Tran	=O(Basic Factor of Request) of INTO Pin igger smit	on of DMS bit and DSEL3 to DSEL0 bits in the man DMS=1(Extended Factor of Request) Two Edges of INTO Pin Timer B3 Timer B4	
1. The factors of described be DSEL3 to DSEL0 0 0 0 0 b 0 0 1 0 b 0 0 1 1 b 0 0 1 0 b 0 1 1 0 b 0 1 1 0 b 0 1 1 0 b 0 1 1 0 b 0 1 1 0 b 0 1 1 0 b 0 1 1 0 b 0 1 1 0 b 0 1 1 0 b 0 1 1 0 b 0 1 1 0 b 0 1 1 0 b 0 1 1 0 b 0 1 1 0 b 0 0 b 0 0 b 0 0 b 0 0 b 0 0 b 0 0 b 0 0 b 0 0 b 0 b 0 0 b 0	elow . Falling Edge Softw are Tr Timer A0 Timer A1 Timer A2 Timer A3 Timer A4 Timer B0 Timer B1 Timer B2 UARTO Tran UARTO Rece	s=0(Basic Factor of Request) of INTO Pin igger smit eive smit	on of DMS bit and DSEL3 to DSEL0 bits in the man DMS=1(Extended Factor of Request) Two Edges of INTO Pin Timer B3 Timer B4	
described be	elow . DMS Falling Edge Softw are Tr Timer A0 Timer A1 Timer A2 Timer A3 Timer A4 Timer B0 Timer B1 Timer B2 UART0 Tran UART0 Rece UART2 Tran	e=O(Basic Factor of Request) of INTO Pin igger smit eive smit eive	on of DMS bit and DSEL3 to DSEL0 bits in the man DMS=1(Extended Factor of Request) Two Edges of INTO Pin Timer B3 Timer B4	

Figure 14.2 DM0SL Register


b7 b6 b5 b4 b3 b2 b1 b0)			
	Symbol	Address	After Reset	
	DM1SL	03BAh	00h	
	Bit Symbol		Function	RW
	DIL Symbol	DMA Request factor Select Bit	(NOTE 1)	RW
	DSEL0	Divid Request factor Select Bit		RW
	DSEL1	4		RW
		-		
	DSEL3			RW
	 (b5-b4)	Nothing is assigned. When write, When read, their contents are "0"		-
	DMS	DMA Request Factor Expansion Select Bit	0: Basic factor of request 1: Extended factor of request	RW
	DSR	Softw are DMA Request Bit	A DMA request is generated by setting this bit to "1" when the DMS bit is "0" (basic factor) and the DSEL3 to DSEL0 bits are "0001b"	RW
			(softw are trigger). The value of this bit w hen read is "0".	
1. The factors of described be	low.		The value of this bit when read is "0". on of DMS bit and DSEL3 to DSEL0 bits in the man	ner
1. The factors of described be DSEL3 to DSEL0	elow . DMS	=0(Basic Factor of Request)	The value of this bit when read is "0".	ner
1. The factors of described be DSEL3 to DSEL0 0 0 0 b	elow . DMS Falling Edge	=0(Basic Factor of Request) of INT1 Pin	The value of this bit when read is "0". on of DMS bit and DSEL3 to DSEL0 bits in the man	ner
1. The factors of described be DSEL3 to DSEL0 0 0 0 0 b 0 0 0 b 0 0 0 1 b	elow DMS Falling Edge Softw are Tr	=0(Basic Factor of Request) of INT1 Pin	The value of this bit when read is "0". on of DMS bit and DSEL3 to DSEL0 bits in the man	ner
1. The factors of described be DSEL3 to DSEL0 0 0 0 0 b 0 0 0 1 b 0 0 0 1 0 b	Blow DMS Falling Edge Softw are Tr Timer A0	=0(Basic Factor of Request) of INT1 Pin	The value of this bit when read is "0". on of DMS bit and DSEL3 to DSEL0 bits in the man	ner
1. The factors of described be DSEL3 to DSEL0 0 0 0 0 b 0 0 0 1 b 0 0 1 0 b 0 0 1 0 b 0 0 1 1 b 0 0 1 1 b	elow . DMS Falling Edge Softw are Tr Timer A0 Timer A1	=0(Basic Factor of Request) of INT1 Pin	The value of this bit when read is "0". on of DMS bit and DSEL3 to DSEL0 bits in the man	ner
1. The factors of described be DSEL3 to DSEL0 0 0 0 b 0 0 0 1 b 0 0 1 0 b 0 0 1 1 b 0 0 1 1 b 0 0 1 0 b 0 1 0 b	elow . DMS Falling Edge Softw are Tr Timer A0 Timer A1 Timer A2	=0(Basic Factor of Request) of INT1 Pin	The value of this bit when read is "0". on of DMS bit and DSEL3 to DSEL0 bits in the man DMS=1(Extended Factor of Request) 	ner
1. The factors of described be DSEL3 to DSEL0 0 0 0 0 b 0 0 1 b 0 0 1 1 b 0 0 1 1 b 0 1 0 0 b 0 1 0 b 0 1 0 1	elow . Falling Edge Softw are Tr Timer A0 Timer A1 Timer A2 Timer A3	=0(Basic Factor of Request) of INT1 Pin	The value of this bit when read is "0". on of DMS bit and DSEL3 to DSEL0 bits in the man DMS=1(Extended Factor of Request) SVO3	ner
1. The factors of described be DSEL3 to DSEL0 0 0 0 0 b 0 0 1 0 b 0 0 1 1 b 0 0 1 1 b 0 1 0 0 b 0 1 0 1	elow Falling Edge Softw are Tr Timer A0 Timer A1 Timer A2 Timer A3 Timer A4	=0(Basic Factor of Request) of INT1 Pin	The value of this bit when read is "0". on of DMS bit and DSEL3 to DSEL0 bits in the man DMS=1(Extended Factor of Request) SVO3 SVO3 SVO4	ner
1. The factors of described be DSEL3 to DSEL0 0 0 0 b 0 0 1 b 0 0 1 0 b 0 0 1 1 b 0 1 0 0 b 0 1 0 1	elow Falling Edge Softw are Tr Timer A0 Timer A1 Timer A2 Timer A3 Timer A4 Timer B0	=0(Basic Factor of Request) of INT1 Pin	The value of this bit when read is "0". on of DMS bit and DSEL3 to DSEL0 bits in the man DMS=1(Extended Factor of Request) SVO3	ner
1. The factors of described be DSEL3 to DSEL0 0 0 0 b 0 0 1 b 0 0 1 0 b 0 0 1 1 b 0 1 0 0 b 0 1 1 0 b 0 1 1 0 b 0 1 1 1 b 0 1 1 0 b 0 1 1 1 b 1 0 0 0 b 0 1 1 1 b 0 0 0 b 0 0 0 0	elow . Falling Edge Softw are Tr Timer A0 Timer A1 Timer A2 Timer A3 Timer A4 Timer B0 Timer B1	=0(Basic Factor of Request) of INT1 Pin	The value of this bit when read is "0". on of DMS bit and DSEL3 to DSEL0 bits in the man DMS=1(Extended Factor of Request) SVO3 SVO3 SVO4	ner
1. The factors of described be DSEL3 to DSEL0 0 0 0 b 0 0 1 b 0 0 1 1 b 0 0 1 1 b 0 1 0 0 b 0 1 1 0 b 0 1 1 1 b 0 1 1 0 b 0 1 1 1 b 1 0 0 0 b 1 0 0 b 1 0 0 1 b 0 0 1 1 1 b 0 0 1 1 0 b 0 0 1 1 0 b 0 0 1 1 0 b 0 0 b 0 0 0 b 0 0 0 0	elow . Falling Edge Softw are Tr Timer A0 Timer A1 Timer A2 Timer A3 Timer A4 Timer B0 Timer B1 Timer B2	=0(Basic Factor of Request) of INT1 Pin igger	The value of this bit when read is "0". on of DMS bit and DSEL3 to DSEL0 bits in the man DMS=1(Extended Factor of Request) SVO3 SVO3 SVO4	
1. The factors of described be DSEL3 to DSEL0 0 0 0 b 0 0 1 b 0 0 1 1 b 0 1 0 b 0 1 1 0 b 0 1 1 0 b 0 1 1 1 b 1 0 0 0 b 1 1 0 b 1 0 1 0	elow . Falling Edge Softw are Tr Timer A0 Timer A1 Timer A2 Timer A3 Timer A4 Timer B0 Timer B1 Timer B2 UARTO Tran	smit	The value of this bit when read is "0". on of DMS bit and DSEL3 to DSEL0 bits in the man DMS=1(Extended Factor of Request) SVO3 SVO3 SVO4	ner
described be DSEL3 to DSEL0 0 0 0 0 b 0 0 1 0 b 0 0 1 0 b 0 0 1 1 b 0 1 0 0 b 0 1 0 1 b 0 1 1 0 b 0 1 1 1 b 1 0 0 0 b 1 0 0 1 b 1 0 1 0 b 1 0 1 0 b 1 0 1 1 b	elow . Falling Edge Softw are Tr Timer A0 Timer A1 Timer A2 Timer A3 Timer A4 Timer B0 Timer B1 Timer B2 UART0 Tran UART0 Reco	s=0(Basic Factor of Request) of INT1 Pin igger igger	The value of this bit when read is "0". on of DMS bit and DSEL3 to DSEL0 bits in the man DMS=1(Extended Factor of Request) SVO3 SVO3 SVO4	ner
1. The factors of described be DSEL3 to DSEL0 0 0 0 0 b 0 0 1 0 b 0 0 1 1 b 0 0 1 0 b 0 1 1 0 b 0 1 1 0 b 0 1 1 0 b 0 1 1 0 b 0 1 1 0 b 0 1 1 0 b 0 1 1 0 b 0 1 1 0 b 0 1 1 0 b 0 1 1 0 b 0 1 1 0 b 0 1 1 0 b 0 1 1 0 b 0 1 1 0 b 0 0 b 0 0 b 0 0 b 0 0 b 0 0 b 0 0 b 0 0 b 0 0 b 0 0 b 0 b 0 0 b	elow . Falling Edge Softw are Tr Timer A0 Timer A1 Timer A2 Timer A3 Timer A4 Timer B0 Timer B1 Timer B2 UART0 Tran UART0 Reco	s=0(Basic Factor of Request) of INT1 Pin igger smit eive/ACK0 smit	The value of this bit when read is "0". on of DMS bit and DSEL3 to DSEL0 bits in the man DMS=1(Extended Factor of Request) SVO3 SVO3 SVO4	ner
1. The factors of described be DSEL3 to DSEL0 0 0 0 b 0 0 1 b 0 0 1 1 b 0 0 1 0 b 0 1 1 b 0 1 0 0 b 0 1 1 1 b 0 1 0 0 b 0 1 1 1 b 1 0 0 0 b 1 0 0 1 b 1 0 1 0	elow . Falling Edge Softw are Tr Timer A0 Timer A1 Timer A2 Timer A3 Timer A4 Timer B0 Timer B1 Timer B2 UART0 Tran UART0 Reco	s=0(Basic Factor of Request) of INT1 Pin igger ssmit eive/ACK0 smit eive/ACK2	The value of this bit when read is "0". on of DMS bit and DSEL3 to DSEL0 bits in the man DMS=1(Extended Factor of Request) SVO3 SVO3 SVO4	ner


Figure 14.3 DM1SL Register

b7 b6 b5 b4 b3 b2	b1 b0				
		Symbol	Address	After Reset	
		DMOCON	002Ch	00000X00b	
		DM1CON	003Ch	00000X00b	
		Bit Symbol	Bit Name	Function	RW
		DMBIT	Transfer Unit Bit Select Bit	0 : 16 bits 1 : 8 bits	RW
		DMASL	Repeat Transfer Mode Select Bit	0 : Single transfer 1 : Repeat transfer	RW
		DMAS	DMA Request Bit	0 : DMA not requested 1 : DMA requested	RW ⁽¹⁾
		DMAE	DMA Enable Bit	0 : Disabled 1 : Enabled	RW
		DSD	Source Address Direction Select Bit ⁽²⁾	0 : Fixed 1 : Forw ard	RW
		DAD	Destination Address Direction Select Bit ⁽²⁾	0 : Fixed 1 : Forw ard	RW
		 (b7-b6)	Nothing is assigned. When w rite, set to When read, their contents are "0".	• "0".	_

The DMAS bit can be set to "0" by writing "0" in a program (This bit remains unchanged even if "1" is written).
 At least one of the DAD and DSD bits must be "0" (address direction fixed).







14.1 Transfer Cycles

The transfer cycle consists of a memory or SFR read (source read) bus cycle and a write (destination write) bus cycle. The number of read and write bus cycles is affected by the source and destination addresses of transfer. During memory extension and microprocessor modes, it is also affected by the BYTE pin level. Furthermore, the bus cycle itself is extended by a software wait or $\overline{\text{RDY}}$ signal.

14.1.1 Effect of Source and Destination Addresses

If the transfer unit and data bus both are 16 bits and the source address of transfer begins with an odd address, the source read cycle consists of one more bus cycle than when the source address of transfer begins with an even address.

Similarly, if the transfer unit and data bus both are 16 bits and the destination address of transfer begins with an odd address, the destination write cycle consists of one more bus cycle than when the destination address of transfer begins with an even address.

14.1.2 Effect of BYTE Pin Level

During memory extension and microprocessor modes, if 16 bits of data are to be transferred on an 8-bit data bus (input on the BYTE pin = high), the operation is accomplished by transferring 8 bits of data twice. Therefore, this operation requires two bus cycles to read data and two bus cycles to write data. Furthermore, if the DMAC is to access the internal area (internal ROM, internal RAM, or SFR), unlike in the case of the CPU, the DMAC does it through the data bus width selected by the BYTE pin.


14.1.3 Effect of Software Wait

For memory or SFR accesses in which one or more software wait states are inserted, the number of bus cycles required for that access increases by an amount equal to software wait states.

14.1.4 Effect of RDY Signal

During memory extension and microprocessor modes, DMA transfers to and from an external area are affected by the RDY signal. Refer to **8.2.6 RDY Signal**.

Figure 14.6 shows the example of the Transfer Cycles for Source Read. For convenience, the destination write cycle is shown as one cycle and the source read cycles for the different conditions are shown. In reality, the destination write cycle is subject to the same conditions as the source read cycle, with the transfer cycle changing accordingly. When calculating transfer cycles, take into consideration each condition for the source read and the destination write cycle, respectively. For example, when data is transferred in 16 bit units using an 8-bit bus ((2) on Figure 14.6), two source read bus cycles and two destination write bus cycles are required.



14.2 DMA Transfer Cycles

Any combination of even or odd transfer read and write addresses is possible. Table 14.2 lists the DMA Transfer Cycles. Table 14.3 lists the Coefficient j, k.

The number of DMAC transfer cycles can be calculated as follows:

No. of transfer cycles per transfer unit = No. of read cycles $\times j$ + No. of write cycles $\times k$

Transfer Unit	Bus Width	Access	Single-Cl	hip Mode		ansion Mode essor Mode
	Bus Width	Address	No. of Read Cycles	No. of Write Cycles	No. of Read Cycles	No. of Write Cycles
8-bit Transfers	16-bit	Even	1	1	1	1
(DMBIT= 1)	(BYTE= L)	Odd	1	1	1	1
	8-bit	Even	_	_	1	1
	(BYTE = H)	Odd	_		1	1
16-bit Transfers	16-bit	Even	1	1	1	1
(DMBIT= 0)	(BYTE = L)	Odd	2	2	2	2
	8-bit	Even	_	—	2	2
	(BYTE = H)	Odd	_		2	2

Table 14.2 DMA Transfer Cycles

- : This condition does not exist.

Table 14.3 Coefficient j, k

Γ			External Area								
		I ROM, AM	SF	FR		Separate Bus			Multiplex Bus		
	No Wait With		1-Wait	2-Wait	No	W	/ith Wait	(1)	W	/ith Wait ((1)
	NO Wait	Wait	(2)	(2)	Wait	1-Wait	2-Wait	3-Wait	1-Wait	2-Wait	3-Wait
j	1	2	2	3	1	2	3	4	3	3	4
k	1	2	2	3	2	2	3	4	3	3	4

NOTES:

1. Depends on the set value of CSE register.

2. Depends on the set value of PM20 bit in the PM2 register.

14.3 DMA Enable

When a data transfer starts after setting the DMAE bit in the DMiCON register (i = 0, 1) to "1" (enabled), the DMAC operates as follows:

- (1) Reload the forward address pointer with the SARi register value when the DSD bit in the DMiCON register is "1" (forward) or the DARi register value when the DAD bit in the DMiCON register is "1" (forward).
- (2) Reload the DMAi transfer counter with the DMAi transfer counter reload register value.

If the DMAE bit is set to "1" again while it remains set, the DMAC performs the above operation. However, if a DMA request may occur simultaneously when the DMAE bit is being written, follow the steps below.

Step 1: Write "1" to the DMAE bit and DMAS bit in the DMiCON register simultaneously.

Step 2: Make sure that the DMAi is in an initial state as described above (1) and (2) in a program.

If the DMAi is not in an initial state, the above steps should be repeated.

14.4 DMA Request

The DMAC can generate a DMA request as triggered by the factor of request that is selected with the DMS and DSEL3 to DSEL0 bits in the DMiSL register (i = 0, 1) on either channel. Table 14.4 lists the Timing at Which the DMAS Bit Changes State.

Whenever a DMA request is generated, the DMAS bit is set to "1" (DMA requested) regardless of whether or not the DMAE bit is set. If the DMAE bit was set to "1" (enabled) when this occurred, the DMAS bit is set to "0" (DMA not requested) immediately before a data transfer starts. This bit cannot be set to "1" in a program (it can only be set to "0").

The DMAS bit may be set to "1" when the DMS or the DSEL3 to DSEL0 bits change state. Therefore, always be sure to set the DMAS bit to "0" after changing the DMS or the DSEL3 to DSEL0 bits.

Because if the DMAE bit is "1", a data transfer starts immediately after a DMA request is generated, the DMAS bit in almost all cases is "0" when read in a program. Read the DMAE bit to determine whether the DMAC is enabled.

DMA Factor	DMAS Bit of the DMiCON Register					
	Timing at which the bit is set to "1"	Timing at which the bit is set to "0"				
Software Trigger	When the DSR bit in the DMiSL register is set to "1"	 Immediately before a data transfer starts When set by writing "0" in a program 				
Peripheral Function	When the interrupt control register for the peripheral function that is selected by the DSEL3 to DSEL0 and DMS bits in the DMiSL register has its IR bit set to "1"					

Table 14.4 Timing at Which the DMAS Bit Changes State


14.5 Channel Priority and DMA Transfer Timing

If both DMA0 and DMA1 are enabled and DMA transfer request signals from DMA0 and DMA1 are detected active in the same sampling period (one period from a falling edge to the next falling edge of BCLK), the DMAS bit on each channel is set to "1" (DMA requested) at the same time. In this case, the DMA requests are arbitrated according to the channel priority, DMA0 > DMA1. The following describes DMAC operation when DMA0 and DMA1 requests are detected active in the same sampling period. Figure 14.7 shows an example of DMA Transfer by External Factors.

DMA0 request having priority is received first to start a transfer when a DMA0 request and DMA1 request are generated simultaneously. After one DMA0 transfer is completed, a bus arbitration is returned to the CPU. When the CPU has completed one bus access, a DMA1 transfer starts. After one DMA1 transfer is completed, the bus arbitration is again returned to the CPU.

In addition, DMA requests cannot be counted up since each channel has one DMAS bit. Therefore, when DMA requests, as DMA1 in Figure 14.7, occurs more than one time, the DMAS bit is set to "0" as soon as getting the bus arbitration. The bus arbitration is returned to the CPU when one transfer is completed.

Refer to 8.2.7 Hold Signal for details about bus arbitration between the CPU and DMA.





15. Timers

Note

The M16C/62P (80-pin version) and M16C/62PT (80-pin version) do not include TA1IN, TA1OUT, TA2IN, TA2OUT and TB pins. Do not use the function which needs these pins.

Eleven 16-bit timers, each capable of operating independently of the others, can be classified by function as either Timer A (five) and Timer B (six). The count source for each timer acts as a clock, to control such timer operations as counting, reloading, etc. Figures 15.1 and 15.2 show block diagrams of Timer A and Timer B configuration, respectively.






Figure 15.1 Timer A Configuration





15.1	Timer A Note	
	of Timer A1, and TA2IN a	rsion) and M16C/62PT (80-pin version) do not include TA1IN and TA1OUT pins and TA2OUT pins of Timer A2. using Timer A1 and Timer A2]
	• Timer Mode	The Gate Function and the Pulse Output Function cannot be used. Set the MR2 to MR0 bits in the TA1MR and TA2MR registers to "000b" when using Timer Mode.
	• Event Counter Mode	The Pulse Output Function cannot be used and external input signals cannot be counted. Two-phase Pulse Signal of Timer A2 cannot be used. Set the MR2 to MR0 bits in the TA1MR and TA2MR registers to "000b" when using the Event Counter Mode.
	• One-shot Timer Mode	The Pulse Output Function cannot be used and count start by the external trigger cannot be counted. Set the MR1 to MR0 bits in the TA1MR and TA2MR registers to "00b" when using the One-shot Timer Mode.
	Pulse Width Modulation Mode	PWM pulse cannot be outputted.

Figure 15.3 shows a Timer A Block Diagram. Figures 15.4 to 15.7 show registers related to Timer A. Timer A supports the following four modes. Except in event counter mode, Timers A0 to A4 all have the same function. Use the TMOD1 to TMOD0 bits in the TAiMR register (i = 0 to 4) to select the desired mode.

- Timer Mode: The timer counts an internal count source.
 Event Counter Mode: The timer counts pulses from an external device or overflows and underflows of other timers.
 One-shot Timer Mode: The timer outputs a pulse only once before it reaches the minimum count "0000h".
- Pulse Width Modulation (PWM) Mode: The timer outputs pulses in a given width successively.




Figure 15.3 Timer A Block Diagram

	Symbol	Address	۸ ۴۰	ter Reset	
┺┯┵┯┵┲┹┲┶┯┷┯┛	Symbol TA0MR to TA4		AI	00h	
	Bit Symbol	Bit Name	F	Function	RV
	One	eration Mode Select Bit	b1 b0		
	TMOD0		0 0 : Timer mode		RV
			0 1 : Event counter m		
	TMOD1		1 0 : One-shot timer r 1 1 : Pulse width mod		RV
				, ,	
	MR0	—	Function varies with	each operation mode	RV
	MR1 MR2				RV RV
	MR2 MR3				RV
		unt Source Select Bit	Function varies with	each operation mode	RV
	TCK1	ant couroe coloct bit			RV
ч 	Mode Timer Mode Event Counter Mode	TA4 038 Function Divide the count source by a value Divide the count source by a value Divide the count source by a value	n + 1 w here $n = setFFFh - n + 1 w here$	Indeterminate Setting Range 0000h to FFFFh 0000h to FFFFh	RW RW RW
-	One-Shot Timer Mode	counting dow n ⁽⁵⁾ Divide the count source by n and factor the timer to stop		0000h to FFFFh ^(2, 4)	WO
	Pulse Width Modulation Mode	Modify the pulse width as for PWM period: $(2^{16} - 1) / fj$		0000h to FFFEh ^(3, 4)	wo
	(16-Bit PWM)	High level PWM pulse w idth: w here n = set value, fj = co	•		

- 3. If the TAi register is set to "0000h", the pulse width modulator does not work, the output level on the TAiOUT pin remains low, and timer Ai interrupt requests are not generated either. The same applies when the 8 high-order bits of the timer TAi register are set to "00h" while operating as an 8-bit pulse width modulator.
- 4. Use the MOV instruction to write to the TAi register.
- 5. The timer counts pulses from an external device or overflows or underflows in other timers.

Figure 15.4 TAiMR and TAi Registers

o6 b5 b	b4 b	3b	2 b1	b0					
					Syr	mbol	Address	After Reset	
1	Ľ		' '	Ľ,	TA	BSR	0380h	00h	
					Bit Symbol		Bit Name	Function	RW
				TA0S	Timer A0 Co	unt Start Flag	0 : Stops counting	RW	
					TA1S	Timer A1 Co	unt Start Flag	1 : Starts counting	RW
					TA2S	Timer A2 Co	unt Start Flag		RW
					TA3S	Timer A3 Co	unt Start Flag		RW
	L				TA4S	Timer A4 Co	unt Start Flag		RW
					TB0S	Timer B0 Co	unt Start Flag		RW
					TB1S	Timer B1 Co	unt Start Flag		RW
					TB2S	Timer B2 Co	unt Start Flag		RW

Up/Down Flag⁽¹⁾

b7 b6	b5 b4 b3	3 b2 b1 b0	Symb UDF		After Reset 00h	
			Bit Symbol	Bit Name	Function	RW
			TAOUD	Timer A0 Up/Dow n Flag	0 : Dow n count	RW
			TA1UD	Timer A1 Up/Dow n Flag	1 : Up count	RW
			TA2UD	Timer A2 Up/Dow n Flag	Enabled by setting the MR2 bit in the TAiMR	RW
			TA3UD	Timer A3 Up/Dow n Flag	register to "0" (=sw itching source in UDF	RW
			TA4UD	Timer A4 Up/Dow n Flag	register) during event counter mode.	RW
			TA2P	Timer A2 Tw o-Phase Pulse Signal Processing Select Bit	0 : tw o-phase pulse signal processing disabled	WO
			TA3P	Timer A3 Tw o-Phase Pulse Signal Processing Select Bit	1 : tw o-phase pulse signal processing enabled (2.3)	WO
			TA4P	Timer A4 Tw o-Phase Pulse Signal Processing Select Bit		WO

NOTES :

- 1. Use MOV instruction to write to this register.
- 2. Make sure the port direction bits for the TA2IN to TA4IN and TA2OUT to TA4OUT pins are set to "0" (input mode).
- 3. When not using the two-phase pulse signal processing function, set the bit corresponding to Timer A2 to Timer A4 to "0".



One-Shot Start	t Fla	g			
b7 b6 b5 b4 b3 b2 b'	01 b0				
		Symbol	Address	After Reset	
	ΓT .	ONSF	0382h	00h	
	[Bit Symbol	Bit Name	Function	RW
	ㅣ너	TA0OS	Timer A0 One-Shot Start Flag	The timer starts counting by setting this bit to "1"	RW
	<u>ц</u>	TA1OS	Timer A1 One-Shot Start Flag	w hile the TMOD1 to TMOD0 bits in the TAiMR	RW
		TA2OS	Timer A2 One-Shot Start Flag	register $i = 0$ to $4) = 10b$ (= one-shot timer mode)	RW
		TA3OS	Timer A3 One-Shot Start Flag	and the MR2 bit in the TAiMR register = 0 (=TAiOS	RW
		TA4OS	Timer A4 One-Shot Start Flag	bit enabled). When read, its content is 0".	RW
		TAZIE	Z-Phase Input Enable Bit	0 : Z-phase input disabled 1 : Z-phase input enabled	RW
		TA0TGL	55	^{b7 b6} 0 0 : Input on TA0IN is selected ⁽¹⁾	RW
		TA0TGH		0 1 : TB2 is selected ⁽²⁾ 1 0 : TA4 is selected ⁽²⁾ 1 1 : TA1 is selected ⁽²⁾	RW

NOTES :

1. Make sure the PD7_1 bit in the PD7 register is set to "0" (= input mode).

2. Overflow or underflow.

Trigger Select Register


b7 b6 b5 b4 b3 b2 b1 b0

	Symbol TRGSR	Address 0383h	After Reset 00h	
	Bit Symbol	Bit Name	Function	RW
	TA1TGL	Timer A1 Event/Trigger Select Bit	b1 b0 0 0 : Input on TA1IN is selected ⁽¹⁾	RW
	TA1TGH		0 1 : TB2 is selected ⁽²⁾ 1 0 : TA0 is selected ⁽²⁾ 1 1 : TA2 is selected ⁽²⁾	RW
	TA2TGL	Timer A2 Event/Trigger Select Bit	^{b3 b2} 0 0 : Input on TA2IN is selected ⁽¹⁾	RW
	TA2TGH		0 1 : TB2 is selected ⁽²⁾ 1 0 : TA1 is selected ⁽²⁾ 1 1 : TA3 is selected ⁽²⁾	RW
	TA3TGL	Timer A3 Event/Trigger Select Bit	^{b5 b4} 0 0 : Input on TA3IN is selected ⁽¹⁾	RW
	TA3TGH		0 1 : TB2 is selected ⁽²⁾ 1 0 : TA2 is selected ⁽²⁾ 1 1 : TA4 is selected ⁽²⁾	RW
	TA4TGL	Timer A4 Event/Trigger Select Bit	^{b7 b6} 0 0 : Input on TA4IN is selected ⁽¹⁾	RW
	TA4TGH		0 1 : TB2 is selected ⁽²⁾ 1 0 : TA3 is selected ⁽²⁾ 1 1 : TA0 is selected ⁽²⁾	RW
NOTES :				

1. Make sure the port direction bits for the TA1IN to TA4IN pins are set to "0" (= input mode).

2. Overflow or underflow.







15.1.1 Timer Mode

In timer mode, the timer counts a count source generated internally (see Table 15.1). Figure 15.8 shows TAiMR Register in Timer Mode.

Item	Specification
Count source	f1, f2, f8, f32, fC32
Count Operation	 Down-count When the timer underflows, it reloads the reload register contents and continues counting
Divide Ratio	1/(n+1) n: set value of TAi register (i= 0 to 4) 0000h to FFFFh
Count Start Condition	Set TAiS bit in TABSR register to "1" (= start counting)
Count Stop Condition	Set TAiS bit to "0" (= stop counting)
Interrupt Request Generation Timing	Timer underflow
TAilN Pin Function	I/O port or gate input
TAiOUT Pin Function	I/O port or pulse output
Read from Timer	Count value can be read by reading TAi register
Write to Timer	 When not counting and until the 1st count source is input after counting start Value written to TAi register is written to both reload register and counter When counting (after 1st count source input) Value written to TAi register is written to only reload register (Transferred to counter when reloaded next)
Select Function	 Gate function Counting can be started and stopped by an input signal to TAiIN pin Pulse output function Whenever the timer underflows, the output polarity of TAiOUT pin is inverted. When TAiS bit is set to "0" (stop counting), the pin outputs a low.

 Table 15.1
 Specifications in Timer Mode

	b3 b2 b1 b0					
0	0 0	Sy	mbol	Address	After Reset	
		TA0MR	to TA4MR	0396h to 039Ah	00h	
		Bit Symbol		Bit Name	Function	RW
		TMOD0	Operation Ma	ode Select Bit	b1 b0	RW
		TMOD1			0 0 : Timer mode	RW
		MRO	Pulse Output	Function Select Bit	0 : Pulse is not output (TAiOUT pin is a normal port pin) 1 : Pulse is output ⁽¹⁾ (TAiOUT pin is a pulse output pin)	RW
		MR1	Gate Functio	n Select Bit	64 b3 0 0 : Gate function not available 0 1 :∫(TAilN pin functions as I/O port)	RW
		MR2			 1 0 : Counts w hile input on the TAilN pin is low ⁽²⁾ 1 1 : Counts w hile input on the TAilN pin is high ⁽²⁾ 	RW
∟		MR3	Set to "0" in t	timer mode		RW
		TCK0	Count Sourc	e Select Bit	^{b7 b6} 0 0 : f1 or f2 ⁽³⁾	RW
		TCK1]		0 1 : f8 1 0 : f32 1 1 : fC32	RW

1. TA0OUT pin is N-channel open drain output.

2. The port direction bit for the TAilN pin is set to "0" (= input mode).

3. Selected by PCLK0 bit in the PCLKR register.


Figure 15.8 TAiMR Register in Timer Mode

15.1.2 Event Counter Mode

In event counter mode, the timer counts pulses from an external device or overflows and underflows of other timers. Timer A2, A3 and A4 can count two-phase external signals. Table 15.2 lists Specifications in Event Counter Mode (when not processing two-phase pulse signal). Table 15.3 lists Specifications in Event Counter Mode (when processing two-phase pulse signal with Timer A2, A3 and A4). Figure 15.9 shows TAiMR Register in Event Counter Mode (when not using two-phase pulse signal processing). Figure 15.10 shows TA2MR to TA4MR Registers in Event Counter Mode (when using two-phase pulse signal processing with Timer A2, A3 and A4).

Table 15.2	Specifications in Event Counter Mode	(when not processing	g two-phase pulse signal)
	Specifications in Event Counter Mode	(when not processing	y iwo-phase puise signa

Item	Specification
Count Source	 External signals input to TAiIN pin (i=0 to 4) (effective edge can be selected in program) Timer B2 overflows or underflows,
	Timer Aj (j=i-1, except j=4 if i=0) overflows or underflows,
	Timer Ak (k=i+1, except k=0 if i=4) overflows or underflows
Count Operation	 Up-count or down-count can be selected by external signal or program When the timer overflows or underflows, it reloads the reload register contents and continues counting. When operating in free-running mode, the timer continues counting without reloading.
Divided Ratio	1/ (FFFFh - n + 1) for up-count
	1/ (n + 1) for down-count n : set value of TAi register 0000h to FFFFh
Count Start Condition	Set TAiS bit in the TABSR register to "1" (= start counting)
Count Stop Condition	Set TAiS bit to "0" (= stop counting)
Interrupt Request Generation Timing	Timer overflow or underflow
TAiIN Pin Function	I/O port or count source input
TAiOUT Pin Function	I/O port, pulse output, or up/down-count select input
Read from Timer	Count value can be read by reading TAi register
Write to Timer	 When not counting and until the 1st count source is input after counting start Value written to TAi register is written to both reload register and counter When counting (after 1st count source input) Value written to TAi register is written to only reload register (Transferred to counter when reloaded next)
Select Function	 Free-run count function Even when the timer overflows or underflows, the reload register content is not reloaded to it Pulse output function Whenever the timer underflows or underflows, the output polarity of TAiOUT pin is inverted. When TAiS bit is set to "0" (stop counting), the pin outputs a low.



1. During event counter mode, the count source can be selected using the ONSF and TRGSR registers.

- 2. TA0OUT pin is N-channel open drain output.
- 3. Effective when the TAITGH and TAITGL bits in the ONSF or TRGSR register are "00b" (TAIIN pin input).

4. Count dow n w hen input on TAiOUT pin is low or count up w hen input on that pin is high. The port direction bit for TAiOUT pin is set to "0" (= input mode).

Figure 15.9 TAiMR Register in Event Counter Mode (when not using two-phase pulse signal processing)

,	A3 and A4)				
Item					
Count Source	• Two-phase pulse signals input to TAiIN or TAiOUT pins (i=2 to 4)				
Count Operation	 Up-count or down-count can be selected by two-phase pulse signal When the timer overflows or underflows, it reloads the reload register contents and continues counting. When operating in free-running mode, the timer continues counting without reloading. 				
Divide Ratio	1/ (FFFFh - n + 1) for up-count				
	1/ (n + 1) for down-count n : set value of TAi register 0000h to FFFFh				
Count Start Condition	Set TAiS bit of TABSR register to "1" (= start counting)				
Count Stop Condition	Set TAiS bit to "0" (= stop counting)				
Interrupt Request Generation Timing	Timer overflow or underflow				
TA2IN Pin Function	Two-phase pulse input				
TA2OUT Pin Function	Two-phase pulse input				
Read from Timer	Count value can be read by reading Timer A2, A3 or A4 register				
Write to Timer	 When not counting and until the 1st count source is input after counting start Value written to TAi register is written to both reload register and counter When counting (after 1st count source input) Value written to TAi register is written to reload register (Transferred to counter when reloaded next) 				
Select Function ⁽¹⁾	• Normal processing operation (Timer A2 and Timer A3) The timer counts up rising edges or counts down falling edges on TAjIN pin when input signals on TAjOUT pin is "H".				
	TAJIN (j=2, 3) Up- Up- Up- Down- Down- Count Count Count Count				
	• Multiply-by-4 processing operation (Timer A3 and Timer A4) If the phase relationship is such that TAkIN(k=3, 4) pin goes "H" when the input signal on TAkOUT pin is "H," the timer counts up rising and falling edges on TAkOUT and TAkIN pins. If the phase relationship is such that TAkIN pin goes "L" when the input signal on TAkOUT pin is "H," the timer counts down rising and falling edges on TAkOUT and TAkIN pins.				
	TAKOUT Count up all edges				
	TAkIN (k=3, 4)				
NOTES	Count up all edges Count down all edges • Counter initialization by Z-phase input (Timer A3) The timer count value is initialized to 0 by Z-phase input.				

Table 15.3	Specifications in Event Counter Mode (when processing two-phase pulse signal with
	Timer A2, A3 and A4)

NOTES:

1. Only Timer A3 is selectable. Timer A2 is fixed to normal processing operation, and Timer A4 is fixed to multiply-by-4 processing operation.

		gister (i=2 t nase pulse s		essing)		
		Syn TA2MR to	nbol o TA4MR	Address 0398h to 039Ah	After Reset 00h	
		Bit Symbol		Bit Name	Function	RW
		TMOD0	Operation N	lode Select Bit	^{b1 b0} 0 1 : Event counter mode	RW
		TMOD1				RW
		MR0	To use tw o	-phase pulse signal proc	essing, set this bit to "0".	RW
		- MR1	To use tw o	-phase pulse signal proc	essing, set this bit to "0".	RW
		MR2	To use tw o	-phase pulse signal proc	essing, set this bit to "1".	RW
		- MR3	To use tw o	-phase pulse signal proc	essing, set this bit to "0".	RW
		TCK0	Count Oper	ation Type Select Bit	0 : Reload type 1 : Free-run type	RW
		TCK1		pulse signal processing ype Select Bit ^(1, 2)	0 : Normal processing operation 1 : Multiply-by-4 processing operation	RW
NOTES :			•		1	

1. TCK1 bit is valid for Timer A3 mode register. No matter how this bit is set, Timer A2 and A4 alw ays operate in normal processing mode and x4 processing mode, respectively.

2. If two-phase pulse signal processing is desired, following register settings are required:

- Set the TAiP bit in the UDF register to "1" (tw o-phase pulse signal processing function enabled).
- Set the TAiTGH and TAiTGL bits in the TRGSR register to "00b" (TAilN pin input).
- Set the port direction bits for TAilN and TAiOUT to "0" (input mode).

Figure 15.10 TA2MR to TA4MR Registers in Event Counter Mode (when using two-phase pulse signal processing with Timer A2, A3 and A4)

15.1.2.1 Counter Initialization by Two-Phase Pulse Signal Processing

This function initializes the timer count value to "0" by Z-phase (counter initialization) input during two-phase pulse signal processing.

This function can only be used in Timer A3 event counter mode during two-phase pulse signal processing, freerunning type, x4 processing, with Z-phase entered from the ZP pin.

Counter initialization by Z-phase input is enabled by writing "0000h" to the TA3 register and setting the TAZIE bit in the ONSF register to "1" (= Z-phase input enabled).

Counter initialization is accomplished by detecting Z-phase input edge. The active edge can be chosen to be the rising or falling edge by using the POL bit in the INT2IC register. The Z-phase pulse width applied to the $\overline{INT2}$ pin must be equal to or greater than one clock cycle of Timer A3 count source.

The counter is initialized at the next count timing after recognizing Z-phase input. Figure 15.11 shows the Relationship Between the Two-Phase Pulse (A phase and B phase) and the Z-Phase.

If Timer A3 overflow or underflow coincides with the counter initialization by Z-phase input, a Timer A3 interrupt request is generated twice in succession. Do not use Timer A3 interrupt when using this function.




Figure 15.11 Two-Phase Pulse (A phase and B phase) and the Z-Phase

15.1.3 One-shot Timer Mode

In one-shot timer mode, the timer is activated only once by one trigger (see Table 15.4). When the trigger occurs, the timer starts up and continues operating for a given period. Figure 15.12 shows the TAiMR Register in One-Shot Timer Mode.

Item	Specification
Count Source	f1, f2, f8, f32, fC32
Count Operation	 Down-count When the counter reaches "0000h," it stops counting after reloading a new value If a trigger occurs when counting, the timer reloads a new count and restarts counting
Divide Ratio	1/n n : set value of TAi register (i=0 to 4) 0000h to FFFFh However, the counter does not work if the divide-by-n value is set to "0000h".
Count start Condition	 TAiS bit in the TABSR register = 1 (start counting) and one of the following triggers occurs. External trigger input from the TAiIN pin Timer B2 overflow or underflow, Timer Aj (j=i-1, except j=4 if i=0) overflow or underflow, Timer Ak (k=i+1, except k=0 if i=4) overflow or underflow The TAiOS bit in the ONSF register is set to "1"(= timer starts)
Count Stop Condition	 When the counter is reloaded after reaching "0000h" TAiS bit is set to "0" (= stop counting)
Interrupt Request Generation Timing	When the counter reaches "0000h"
TAiIN Pin Function	I/O port or trigger input
TAiOUT Pin Function	I/O port or pulse output
Read from Timer	An indeterminate value is read by reading TAi register
Write to Timer	 When not counting and until the 1st count source is input after counting start Value written to TAi register is written to both reload register and counter When counting (after 1st count source input) Value written to TAi register is written to only reload register (Transferred to counter when reloaded next)
Select Function	• Pulse output function The timer outputs a low when not counting and a high when counting.

 Table 15.4
 Specifications in One-shot Timer Mode

	b4 b3 b2 b1 b0				
0	10	Sym	hbol Address	After Reset	
TTT		TA0MR to	TA4MR 0396h to 039Ah	00h	
		Bit Symbol	Bit Name	Function	RW
		TMOD0	Operation Mode Select Bit	b1 b0	RW
		TMOD1		1 0 : One-shot timer mode	RW
		MRO	Pulse Output Function Select Bit	0 : Pulse is not output (TAiOUT pin functions as I/O port) 1 : Pulse is output ⁽¹⁾ (TAiOUT pin functions as a pulse output pin)	RW
		MR1	External Trigger Select Bit ⁽²⁾	0 : Falling edge of input signal to TAilN pin ⁽³⁾ 1 : Rising edge of input signal to TAilN pin ⁽³⁾	RW
		MR2	Trigger Select Bit	0 : TAiOS bit is enabled 1 : Selected by TAiTGH to TAiTGL bits	RW
		MR3	Set to "0" in one-shot timer mo	de	RW
		TCK0	Count Source Select Bit	^{b7 b6} 0 0 : f1 or f2 ⁽⁴⁾	RW
		TCK1		0 1 : f8 1 0 : f32 1 1 : fC32	RW

- 1. TA0OUT pin is N-channel open drain output.
- 2. Effective when the TAITGH and TAITGL bits in the ONSF or TRGSR register are "00b" (TAilN pin input).
- 3. The port direction bit for the TAilN pin is set to "0" (= input mode).
- 4. Selected by PCLK0 bit in the PCLKR register.

Figure 15.12 TAIMR Register in One-Shot Timer Mode

15.1.4 Pulse Width Modulation (PWM) Mode

In PWM mode, the timer outputs pulses of a given width in succession (see Table 15.5). The counter functions as either 16-bit pulse width modulator or 8-bit pulse width modulator. Figure 15.13 shows TAiMR Register in PWM Mode. Figures 15.14 and 15.15 show Example of 16-bit Pulse Width Modulator Operation and Example of 8-bit Pulse Width Modulator Operation.

Item	Specification
Count Source	f1, f2, f8, f32, fC32
Count Operation	 Down-count (operating as an 8-bit or a 16-bit pulse width modulator) The timer reloads a new value at a rising edge of PWM pulse and continues counting The timer is not affected by a trigger that occurs during counting
16-bit PWM	 High level width n / fj n : set value of TAi register (i=o to 4) Cycle time (2¹⁶-1) / fj fixed fj: count source frequency (f1, f2, f8, f32, fC32)
8-bit PWM	 High level width n × (m+1) / fj n : set value of TAi register high-order address Cycle time (2⁸-1) × (m+1) / fj m : set value of TAi register low-order address
Count Start Condition	 TAiS bit of TABSR register is set to "1" (= start counting) The TAiS bit = 1 and external trigger input from the TAiIN pin The TAiS bit = 1 and one of the following external triggers occurs Timer B2 overflow or underflow, Timer Aj (j=i-1, except j=4 if i=0) overflow or underflow, Timer Ak (k=i+1, except k=0 if i=4) overflow or underflow
Count Stop Condition	TAiS bit is set to "0" (= stop counting)
Interrupt Request Generation Timing	On the falling edge of PWM pulse
TAilN Pin Function	I/O port or trigger input
TAiOUT Pin Function	Pulse output
Read from Timer	An indeterminate value is read by reading TAi register
Write to Timer	 When not counting and until the 1st count source is input after counting start Value written to TAi register is written to both reload register and counter When counting (after 1st count source input) Value written to TAi register is written to only reload register (Transferred to counter when reloaded next)

Table 15.5 Specifications in PWM Mode

Timer Ai	Mode	Regi	ster (i= 0 to	o 4)			
b7 b6 b5 b4	4 b3 b2 b ⁻		Symb TA0MR to		Address 0396h to 039Ah	After Reset 00h	
			Bit Symbol		Bit Name	Function	RW
			TMOD0	Operatio	on Mode Select Bit	b1 b0	RW
			TMOD1			1 1 : PWM mode ⁽¹⁾	RW
			MR0	Pulse O Select E	utput Function Bit ⁽⁴⁾	 0 : Pulse is not output (TAiOUT pin functions as I/O port) 1 : Pulse is output ⁽¹⁾ (TAiOUT pin functions as a pulse output pin) 	RW
			MR1	Externa Bit ⁽²⁾	l Trigger Select	0 : Falling edge of input signal to TAilN pin ⁽³⁾ 1 : Rising edge of input signal to TAilN pin ⁽³⁾	RW
			MR2	Trigger	Select Bit	0 : Write "1" to TAiS bit in the TASF register 1 : Selected by TAiTGH to TAiTGL bits	RW
			MR3	16/8-Bit Bit	PWM Mode Select	0 : Functions as a 16-bit pulse w idth modulator 1 : Functions as an 8-bit pulse w idth modulator	RW
			TCK0	Count S	ource Select Bit	^{b7 b6} 0 0 : f1 or f2 ⁽⁵⁾ 0 1 : f8	RW
			TCK1			1 0 : f32 1 1 : fC32	RW

NOTES :

- 1. TA0OUT pin is N-channel open drain output.
- 2. Effective when the TAiTGH and TAiTGL bits in the ONSF or TRGSR register are "00b" (TAilN pin input).
- 3. The port direction bit for the TAilN pin is set to "0" (= input mode).
- 4. Set this bit to "1" (Pulse is output) to output PWM pulse.
- 5. Selected by PCLK0 bit in the PCLKR register.

Figure 15.13 TAIMR Register in PWM Mode




Figure 15.14 Example of 16-bit Pulse Width Modulator Operation




Figure 15.15 Example of 8-bit Pulse Width Modulator Operation




Figure 15.16 shows a Timer B Block Diagram. Figures 15.17 and 15.18 show registers related to the Timer B. Timer B supports the following three modes. Use the TMOD1 and TMOD0 bits in the TBiMR register (i = 0 to 5) to select the desired mode.

- Timer Mode:
- Event Counter Mode:

The timer counts an internal count source.

- The timer counts pulses from an external device or overflows or underflows of other timers.
- Pulse Period/Pulse Width Measurement Mode:

The timer measures pulse period or pulse width of an external signal.





Figure 15.16 Timer B Block Diagram





Rev.2.41

b7 b6 b5 b4 b3 b2 b1 b0				
	Sv	mbol Address	After Reset	
┕┱┹┰╧┰╧┰╧┰╧┰╧┲╧		BSR 0380h	00h	
	Bit Symbol	-	Function	RW
	TAOS	Timer A0 Count Start Flag	0 : Stops counting	RW
	TA1S	Timer A1 Count Start Flag	1 : Starts counting	RW
	TA2S	Timer A2 Count Start Flag		RW
	TA3S	Timer A3 Count Start Flag		RW
	TA4S	Timer A4 Count Start Flag		RW
	TB0S	Timer B0 Count Start Flag		RW
	TB1S	Timer B1 Count Start Flag		RW
	TB2S	Timer B2 Count Start Flag		RW
	TBS	SR 0340h	000XXXXb	DW
b7 b6 b5 b4 b3 b2 b1 b0				
┖┰┸┯┼┯┖┲╨┲╨┲╨┲┙	Sym		After Reset	
	Bit Symbol		Function	RW
		Nothing is assigned. When w rite	e, set to "0".	
	(b4-b0)	When read, their contents are in	determinate.	-
	TB3S	Timer B3 Count Start Flag	0 : Stops counting	RW
	TB4S	Timer B4 Count Start Flag	1 : Starts counting	RW
	TB5S	Timer B5 Count Start Flag	7	RW
Clock Prescaler Re	eset Flag Symbol CPSRF	Address 0381h Bit Name	After Reset 0XXXXXXb Function	RW
	Bit Symbol	4	sot to "O"	
	Bit Symbol	Nothing is assigned. When w rite,		—
	Bit Symbol — (b6-b0)	Nothing is assigned. When w rite, When read, their contents are inc		



15.2.1 Timer Mode

In timer mode, the timer counts a count source generated internally (see Table 15.6). Figure 15.19 shows TBiMR Register in Timer Mode.

Item	Specification
Count Source	f1, f2, f8, f32, fC32
Count Operation	• Down-count
	 When the timer underflows, it reloads the reload register contents and continues counting
Divide Ratio	1/(n+1) n: set value of TBi register (i= 0 to 5) 0000h to FFFFh
Count Start Condition	Set TBiS bit ⁽¹⁾ to "1" (= start counting)
Count Stop Condition	Set TBiS bit to "0" (= stop counting)
Interrupt Request	Timer underflow
Generation Timing	
TBiIN Pin Function	I/O port
Read from Timer	Count value can be read by reading TBi register
Write to Timer	• When not counting and until the 1st count source is input after counting start Value written to TBi register is written to both reload register and counter
	When counting (after 1st count source input)
	Value written to TBi register is written to only reload register
	(Transferred to counter when reloaded next)

Table 15.6 Specifications in Timer Mode

NOTES:

1. The TB0S to TB2S bits are assigned to the bit 5 to bit 7 in the TABSR register, and the TB3S to TB5S bits are assigned to the bit 5 to bit 7 in the TBSR register.

	3 b2 b1 b0	C:	a la cal	A ddrooo		After Deest	
++		Sym		Address		After Reset	
		TB0MR to		039Bh to 039D		00XX0000b	
		TB3MR to	D I BƏIVIR	035Bh to 035D	1	00XX0000b	DIA
		Bit Symbol	o <i>i</i>	Bit Name		Function	RW
		TMOD0	Operation	Mode Select Bit	b1 b0		RW
		TMOD1			0 0 : Timer mode		RW
		MR0		ect in timer mode			RW
		MR1	Can be se	t to "0" or "1"			RW
		MR2	Set to "0" TB1MR, TE	33MR registers in timer mode 32MR, TB4MR, TB5I			RW
		MR3	When rea When w rit	assigned. When w d, its content is ind e in timer mode, se	eterminate	<u></u>	RO
l		TCK0		rce Select Bit	^{b7 b6} 0 0 : f1 or f2 ⁽¹⁾		RW
		TCK1			0 1 : f8 1 0 : f32 1 1 : fC32		RW

Figure 15.19 TBiMR Register in Timer Mode

15.2.2 Event Counter Mode

In event counter mode, the timer counts pulses from an external device or overflows and underflows of other timers (see Table 15.7). Figure 15.20 shows TBiMR Register in Event Counter Mode.

Item	Specification			
Count Source	• External signals input to TBilN pin (i=0 to 5) (effective edge can be selected in program)			
	• Timer Bj overflow or underflow (j=i-1, except j=2 if i=0, j=5 if i=3)			
Count Operation	 Down-count When the timer underflows, it reloads the reload register contents and continues counting 			
Divide Ratio	1/(n+1) n: set value of TBi register 0000h to FFFFh			
Count Start Condition	Set TBiS bit ⁽¹⁾ to "1" (= start counting)			
Count Stop Condition	Set TBiS bit to "0" (= stop counting)			
Interrupt Request Generation Timing	Timer underflow			
TBiIN Pin Function	Count source input			
Read from Timer	Count value can be read by reading TBi register			
Write to Timer	 When not counting and until the 1st count source is input after counting start Value written to TBi register is written to both reload register and counter When counting (after 1st count source input) Value written to TBi register is written to only reload register (Transferred to counter when reloaded next) 			

Table 15.7	Specifications in Event Counter Mode
------------	--------------------------------------

NOTES:

1. The TB0S to TB2S bits are assigned to the bit 5 to bit 7 in the TABSR register, and the TB3S to TB5S bits are assigned to the bit 5 to bit 7 in the TBSR register.

-

b7 b6	b5 b	o4 b3	b2 b1 b0					
			01		mbol	Address	After Reset	
					o TB2MR	039Bh to 039Dh	00XX0000b	
			TB3MR 1	o TB5MR	035Bh to 035Dh	00XX0000b		
				Bit Symbol		Bit Name	Function	RW
				TMOD0	Operation M	lode Select Bit	b1 b0	RW
				TMOD1			0 1 : Event counter mode	RW
			MRO	Count Polari	ity Select Bit ⁽¹⁾	b3 b2 0 0 : Counts falling edges of external signal 0 1 : Counts rising edges of external signal	RW	
			MR1			 1 0 : Counts falling and rising edges external signal 1 1 : Do not set to this value 	RW	
			MEG		BMR registers n event counter mode		RW	
			MR2	Nothing is a	2MR, TB4MR, TB5MR assigned. When w rite , its content is indeter	, set to "0".		
			MR3		in event counter mod in event counter mode	e, set to "0". e, its content is indeterminate.	RC	
				TCK0		ct in event counter m to "0" or "1".	ode.	RW
				TCK1	Event Clock	Select	0 : Input from TBilN pin ⁽²⁾ 1 : TBj overflow or underflow (j = i - 1, how ever, j = 2 if i = 0, j = 5 if i = 3)	RW

Effective when the TCK1 bit = 0 (input from TBilN pin). If the TCK1 bit = 1 (TBj overflow or underflow), these bits can be set to "0" or "1".

2. The port direction bit for the TBilN pin must be set to "0" (= input mode).

Figure 15.20 TBiMR Register in Event Counter Mode

15.2.3 Pulse Period and Pulse Width Measurement Mode

In pulse period and pulse width measurement mode, the timer measures pulse period or pulse width of an external signal (see Table 15.8). Figure 15.21 shows TBiMR Register in Pulse Period and Pulse Width Measurement Mode. Figure 15.22 shows the Operation Timing when Measuring a Pulse Period. Figure 15.23 shows the Operation Timing when Measuring a Pulse Width.

Item	Specification		
Count Source	f1, f2, f8, f32, fC32		
Count Operation	• Up-count		
	 Counter value is transferred to reload register at an effective edge of measurement pulse. The counter value is set to "0000h" to continue counting. 		
Count Start Condition	Set TBiS (i=0 to 5) bit ⁽³⁾ to "1" (= start counting)		
Count Stop Condition	Set TBiS bit to "0" (= stop counting)		
Interrupt Request Generation Timing	 When an effective edge of measurement pulse is input ⁽¹⁾ Timer overflow. When an overflow occurs, MR3 bit in the TBiMR register is set to "1" (overflowed) simultaneously. MR3 bit is set to "0" (no overflow) by writing to TBiMR register at the next count timing or later after MR3 bit was set to "1". At this time, make sure TBiS bit is set to "1" (start counting). 		
TBiIN Pin Function	Measurement pulse input		
Read from Timer	Contents of the reload register (measurement result) can be read by reading TBi register $^{\rm (2)}$		
Write to Timer	Value written to TBi register is written to neither reload register nor counter		

NOTES:


- 1. Interrupt request is not generated when the first effective edge is input after the timer started counting.
- 2. Value read from TBi register is indeterminate until the second valid edge is input after the timer starts counting.
- 3. The TB0S to TB2S bits are assigned to the bit 5 to bit 7 in the TABSR register, and the TB3S to TB5S bits are assigned to the bit 5 to bit 7 in the TBSR register.


b7 b6	b5 b4	b3 k	2 b1 b0				
			1 0	Symb		After Reset	
				TB0MR to	TB2MR 039Bh to 039Dh	00XX0000b	
				TB3MR to		00XX0000b	
				Bit Symbol	Bit Name	Function	RW
				TMOD0	Operation Mode Select Bit	b1 b0	RW
				TMOD1		1 0 : Pulse period / pulse w idth measurement mode	RW
				- MRO	Measurement Mode Select Bit	 b3 b2 0 0 : Pulse period measurement (Measurement betw een a falling edge and the next falling edge of measured pulse) 0 1 : Pulse period measurement (Measurement betw een a rising edge and the next rising edge of measured pulse) 	RW
				- MR1		 the next rising edge of measured pulse) 1 0 : Pulse w idth measurement (Measurement betw een a falling edge and the next rising edge of measured pulse and betw een a rising edge and the next falling edge) 1 1 : Do not set to this value 	RW
					TB0MR, TB3MR registers Set to "0" in pulse period ar	nd pulse width measurement mode	RW
				MR2	TB1MR, TB2MR, TB4MR, TB Nothing is assigned. When When read, its content is ir	w rite, set to "0".	
				MR3	Timer Bi Overflow Flag ⁽¹⁾	0 : Timer did not overflow 1 : Timer has overflow ed	RO
				TCK0	Count Source Select Bit	^{b7} ^{b6} 0 0 : f1 or f2 ⁽²⁾	RW
				TCK1		0 1 : f8 1 0 : f32 1 1 : fC32	RW

This flag is indeterminate after reset. When the TBiS bit = 1 (start counting), the MR3 bit is cleared to "0" (no overflow) by writing to the TBiMR register at the next count timing or later after the MR3 bit was set to "1" (overflow ed). The MR3 bit cannot be set to "1" in a program. The TBOS to TB2S bits are assigned to the bit 5 to bit 7 in the TABSR register, and the TB3S to TB5S bits are assigned to the bit 5 to bit 7 in the TABSR register.

2. Selected by PCLK0 bit in the PCLKR register.










Figure 15.23 Operation Timing when Measuring a Pulse Width

16. Three-Phase Motor Control Timer Function

Note

The M16C/62P (80-pin version) and M16C/62PT (80-pin version) do not use this function.

Timers A1, A2, A4 and B2 can be used to output three-phase motor drive waveforms. Table 16.1 lists the Three-phase Motor Control Timer Functions Specifications. Figure 16.1 shows the Three-phase Motor Control Timer Functions Block Diagram. Also, the related registers are shown on Figure 16.2 to Figure 16.8.

Item	Specification
Three-Phase Waveform Output Pin	Six pins (U, \overline{U} , V, \overline{V} , W, \overline{W})
Forced Cutoff Input(1)	Input "L" to MII pin
Used Timers	Timer A4, A1, A2 (used in the one-shot timer mode)
	Timer A4: U- and U-phase waveform control
	Timer A1: V- and \overline{V} -phase waveform control
	Timer A2: W- and \overline{W} -phase waveform control
	Timer B2 (used in the timer mode)
	Carrier wave cycle control
	Dead time timer (3 eight-bit timer and shared reload register)
	Dead time control
Output Waveform	Triangular wave modulation, Sawtooth wave modification
	Enable to output "H" or "L" for one cycle
	Enable to set positive-phase level and negative-phase level
	respectively
Carrier Wave Cycle	Triangular wave modulation: count source x (m+1) x 2
	Sawtooth wave modulation: count source x (m+1)
	m: Setting value of TB2 register, 0000h to FFFFh
	Count source: f1, f2, f8, f32, fC32
Three-Phase PWM Output Width	Triangular wave modulation: count source x n x 2
	Sawtooth wave modulation: count source x n
	n: Setting value of TA4, TA1 and TA2 register (of TA4, TA41,
	TA1, TA11, TA2 and TA21 registers when setting the INV11 bit
	to "1"), 0001h to FFFFh
	Count source: f1, f2, f8, f32, fC32
Dead Time	Count source x p, or no dead time
	p: Setting value of DTT register, 01h to FFh
	Count source: f1, f2, f1 divided by 2, f2 divided by 2
Active Level	Enable to select "H" or "L"
Positive and Negative-Phase	Positive and negative-phases concurrent active disable function
Concurrent Active Disable Function	Positive and negative-phases concurrent active detect function
Interrupt Frequency	For Timer B2 interrupt, select a carrier wave cycle-to-cycle basis
	through 15 times carrier wave cycle-to-cycle basis

 Table 16.1
 Three-phase Motor Control Timer Functions Specifications

NOTES:

1. Forced cutoff with $\overline{\text{NMI}}$ input is effective when the IVPCR1 bit in the TB2SC register is set to "1" (three-phase output forcible cutoff by $\overline{\text{NMI}}$ input enabled). If an "L" signal is applied to the $\overline{\text{NMI}}$ pin when the IVPCR1 bit is "1," the related pins go to a high-impedance state regardless of which functions of those pins are being used.

Related pins P7_2/CLK2/TA1OUT/V, P7_3/CTS2/RTS2/TA1IN/V, P7_4/TA2OUT/W, P7_5/TA2IN/W, P8_0/TA4OUT/U, P8_1/TA4IN/U




Figure 16.1 Three-phase Motor Control Timer Functions Block Diagram

Г

b7 b6	b5 b4 b3 b	o2 b1 b0			After Reset	
Щ		ЦЦ	Symbol	Address		
			INV C0	0348h	00h	
			Bit Symbol	Bit Name	Function	RW
			INV 00	Interrupt Enable Output Polarity Select Bit ⁽³⁾	 0 : The ICTB2 counter is incremented by one on the rising edge of Timer A1 reload control signal 1 : The ICTB2 counter is incremented by one on the falling edge of Timer A1 reload control signal 	RW
			INV01	Interrupt Enable Output Specification Bit ^(2, 3)	 0 : ICTB2 counter is incremented by one when Timer B2 underf lows 1 : Selected by the INV00 bit 	RW
			INV02	Mode Select Bit ^(4, 5)	0 : No three-phase control timer functions 1 : Three-phase control timer function	RW
			INV03	Output Control Bit ^(5, 6)	0 : Disables three-phase control timer output 1 : Enables three-phase control timer output	RW
			INV04	Positive and Negative-Phases Concurrent Active Disable Function Enable Bit	0 : Enables concurrent active output 1 : Disables concurrent active output	RW
			INV 05	Positive and Negative-Phases Concurrent Active Output Detect Flag ⁽⁷⁾	0 : Not detected 1 : Detected	RW
			INV06	Modulation Mode Select ^(8, 9)	0 : Triangular w ave modulation mode 1 : Saw tooth w ave modulation mode	RW
			INV07	Softw are Trigger Select	Transf er trigger is generated when the INV07 bit is set to "1". Trigger to the dead time timer is also generated when setting the INV06 bit to "1". Its value is "0" when read.	RW
NOTI 1. 2. 3.	Set the Rewrite Set the The INV one eve When set When th	the INV00 INV01 bit 00 and IN ry time Ti etting the ne INV00 I) to INV02 and to "1" after set IV01 bits are er imer B2 underf INV01 bit to "1 bit is set to "1",	ows, regardless of INV00 and INV0 ", set Timer A1 count start flag befo	and B2 stop. et to "1" (three-phase mode 1). The ICTB2 counter is increment bit settings, when the INV11 bit is set to "0" (three-phase mode one the first Timer B2 underflow. In Timer B2 underflows n -1 times, if n is the value set in the IC	de).
	ssamol.			• •		
4.	Set the	INV02 bit	to "1" to operat	te the dead time timer, U-, V-and W	-phase output control circuits and ICTB2 counter.	

- The INV02 bit is set to "1" (three-phase control timer function)
- The INV03 bit is set to "0" (three-phase control timer output disabled)
- Direction registers of each port are set to "0" (input mode)
- 6. The INV03 bit is set to "0" when the followings conditions are all met.
 - Reset
 A concurrent active state occurs while INV04 bit is set to "1"
 - The INV03 bit is set to "0" by program
 - A signal applied to the NMI pin changes "H" to "L"
 - When both the INVC04 and INVC05 bits are set to "1", the INVC03 bit is set to "0".
- 7. The INV05 bit can not be set to "1" by program. Set the INV04 bit to "0", as well, when setting the INV05 bit to "0".
- 8. The following table describes how the INV06 bit works.

Item	INV06=0	INV06=1
Mode	Triangular wav e modulation mode	Sawtooth wave modulation mode
Timing to Transfer from the IDB0 and IDB1 Registers to Three Phase Output Shift Register	Transferred once by generating a transfer trigger after setting the IDB0 and IDB1 registers	Transferred every time a transfer trigger is generated
Timing to Trigger the Dead Time Timer when the INV16 Bit=0	On the falling edge of a one-shot pulse of the timer A1, A2 or A4	By a transfer trigger, or the falling edge of a one-shot pulse of the timer A1, A2 or A4
INV13 Bit	Enabled when the INV11 bit=1 and the INV06 bit=0	Disabled

Transfer trigger : Timer B2 underflows and write to the INV07 bit, or write to the TB2 register when INV10 = 1

9. When the INV06 bit is set to "1", set the INV11 bit to "0" (three-phase mode 0) and the PWCON bit in the TB2SC register to "0" (reload Timer B2 with Timer B2 underflow).

Figure 16.2 INVC0 Register

Three-Phase Contr	ol Register	1 ⁽¹⁾		
b7 b6 b5 b4 b3 b2 b1 b0 0	Symbol INVC1	Address 0349h	After Reset 00h	
	Bit Symbol	Bit Name	Function	RW
	INV10	Timer A1, A2 and A4 Start Trigger Select Bit	0 : Timer B2 underflow 1 : Timer B2 underflow and w rite to Timer B2	RW
	INV11	Timer A1-1, A2-1 and A4-1 Control Bit ^(2, 3)	0 : Three-phase mode 0 1 : Three-phase mode 1	RW
	INV12	Dead Time Timer Count Source Select Bit	0 : f1 or f2 1 : f1 divided-by-2 or f2 divided-by-2	RW
	INV13	Carrier Wave Detect Bit ⁽⁴⁾	0 : Timer A1 reload control signal is "0" 1 : Timer A1 reload control signal is "1"	RO
	INV14	Output Polarity Control Bit	0 : Active "L" of an output w aveform 1 : Active "H" of an output w aveform	RW
	INV15	Dead Time Disable Bit	0 : Enables dead time 1 : Disables dead time	RW
	INV16	Dead Time Timer Trigger Select Bit	 0 : Falling edge of a one-shot pulse of Timer A1, A2, A4 ⁽⁵⁾ 1 : Rising edge of the three-phase output shift register (U-, V-, W-phase) 	RW
	(b7)	Reserved Bit	Set to "0"	RW

NOTES :

1. Rew rite the INVC1 register after the PRC1 bit in the PRCR register is set to "1" (w rite enable). The timers A1, A2, A4, and B2 must be stopped during rew rite.

2. The following table lists how the INV11 bit works.

ltem	INV11=0	INV11=1
Mode	Three-phase mode 0	Three-phase mode 1
TA11, TA21 and TA41 Registers	Not used	Used
INV00 and INV01 Bit	Disabled. The ICTB2 counter is incremented w henever Timer B2 underflow s	Enabled
INV13 Bit	Disabled	Enabled when INV11=1 and INV06=0

3. When the INV06 bit is set to "1" (saw tooth w ave modulation mode), set the INV11 bit to "0" (three-phase mode 0). Also, w hen the INV11 bit is set to "0", set the PWCON bit in the TB2SC register to "0" (Timer B2 is reloaded w hen Timer B2 underflow s).

4. The INV13 bit is enabled only when the INV06 bit is set to "0" (Triangular wave modulation mode) and the INV11 bit to "1" (three-phase mode 1).


5. If the following conditions are all met, set the INV16 bit to "1" (rising edge of the three-phase output shift register).

• The INV15 bit is set to "0" (dead time timer enabled)

• The Dij bit (i=U, V or W, j=0, 1) and DiBj bit alw ays have different values when the INV03 bit is set to "1". (The positive-phase and negative-phase alw ays output opposite level signals.)

If above conditions are not met, set the INV16 bit to "0" (falling edge of a one-shot pulse of Timer A1, A2, A4).





ЩЩ	XXX		Symb TB2S		After Reset XXXXXX00b	
			-	Bit Name	Function	RW
			Bit Symbol			RVV
			PWCOM	Timer B2 Reload Timing Switching Bit	0 : Timer B2 underflow 1 : Timer A output at odd-numbered occurrences ⁽²⁾	RW
				Three Phase Output Port NM	0 : Three-phase output forcible cutoff by NM	
			IVPCR1	Control Bit 1(3)	input (high-impedance) disabled 1 : Three-phase output forcible cutoff by M	RW
				Nathing in an eigened Mahaya	input (high-impedance) enabled	
			 (b7-b2)	Nothing is assigned. When w When read, their contents are		-
NOTES	:					•
8 3. R V p	2 unde elated V(P7_4 in w he	erflow). pins ar /TA2OU en the N	e U(P8_0/TA4 JT), W(P7_5/T /PCR1 bit = 1,	IOUT), Ū(P8_1/TA4IN), V(P7_2 Ā2IN). If a low-level signal is the target pins go to a high-im	is "1" (saw tooth w ave modulation mode), set this bit to /CLK2/TA1OUT), $\overline{\vee}$ (P7_3/CTS2/RTS2/TA1IN), applied to the \overline{NM} pedance state regardless of w hich functions of those p \overline{NM} pin and set NPCR1 bit to "0": this forced cutoff w ill	oins are
07 b6 b5 b		-	Symbol	egister i ⁽¹⁾ (i=0, 1) Address 034Ab, 034Bb	After Reset	
7 b6 b5 t		-	Symbol IDB0, IDB1	Address 034Ah, 034Bh	After Reset 00h Function	RW
7 b6 b5 b		-	Symbol	Address 034Ah, 034Bh	00h	
7 b6 b5 b		-	Symbol IDB0, IDB1 Bit Symbol	Address 034Ah, 034Bh Bit Name	00h Function Write output level 0 : Active level 1 : Inactive level	RV
7 b6 b5 b		-	Symbol IDB0, IDB1 Bit Symbol DUi	Address 034Ah, 034Bh Bit Name U-Phase Output Buffer i	00h Function Write output level 0 : Active level	RV RV
7 b6 b5 b		-	Symbol IDB0, IDB1 Bit Symbol DUi DUBi	Address 034Ah, 034Bh Bit Name U-Phase Output Buffer i U-Phase Output Buffer i	00h Function Write output level 0 : Active level 1 : Inactive level When read, the value of the three-phase shift	RW RW RW
7 b6 b5 b		-	Symbol IDB0, IDB1 Bit Symbol DUi DUBi DVi	Address 034Ah, 034Bh Bit Name U-Phase Output Buffer i U-Phase Output Buffer i V-Phase Output Buffer i	00h Function Write output level 0 : Active level 1 : Inactive level When read, the value of the three-phase shift	RW RW RW
7 b6 b5 t		-	Symbol IDB0, IDB1 Bit Symbol DUi DUBi DVi DV Bi	Address 034Ah, 034Bh Bit Name U-Phase Output Buffer i U-Phase Output Buffer i V-Phase Output Buffer i V-Phase Output Buffer i	00h Function Write output level 0 : Active level 1 : Inactive level When read, the value of the three-phase shift register is read.	RW RW RW RW
NTEE-PI		-	Symbol IDB0, IDB1 Bit Symbol DUi DUBi DV Bi DV Bi	Address 034Ah, 034Bh Bit Name U-Phase Output Buffer i Ū-Phase Output Buffer i V-Phase Output Buffer i V-Phase Output Buffer i W-Phase Output Buffer i	00h Function Write output level 0 : Active level 1 : Inactive level When read, the value of the three-phase shift	RW RW RW RW RW RW RW







Figure 16.6 DTT, TB2 and TRGSR Registers






г

010	0 1 0	Syn	nbol Address	After Reset	
		TA1MR, TA2	MR 0397h, 0398h	00h	
		TA4MR	039Ah	00h	
		Bit Symbol	Bit Name	Function	RV
		TMOD0	Operation Mode Select Bit	Set to "10b" (one-shot timer mode) with the three-	RV
		TMOD1		phase motor control timer function	R۱
		MR0	Pulse output Function Select Bit	Set to "0" with the three-phase motor control timer function	R۱
		MR1	External Trigger Select Bit	Set to "0" with the three-phase motor control timer function	R
		MR2	Trigger Select Bit	Set to "1" (selected by the TRGSR register) with the three-phase motor control timer function	R
		MR3	Set to "0" with the three-pha	se motor control timer function	R١
		TCK0	Count Source Select Bit	b7 b6 0 0 : f1 or f2 ⁽¹⁾	R
			1	0 1 : f8	
NOTES : 1. Select ner B2 Mc 7 b6 b5 b4 b3	ode Reg		PCLKR register.	1 0 : f32 1 1 : fC32	R\
1. Select	ode Reg	LK0 bit in the gister Syn	nbol Address	1 1 : fC32 After Reset	R\
 Select ner B2 Mc <u>7 b6 b5 b4 b3</u> 	0de Reg	CLK0 bit in the gister Syn TB2	nbol Address 2MR 039Dh	1 1 : fC32 After Reset 00XX000b	
 Select ner B2 Mc <u>7 b6 b5 b4 b3</u> 	0de Reg	CLK0 bit in the gister Syn TB2 Bit Symbol	nbol Address 2MR 039Dh Bit Name	1 1 : fC32 After Reset 00XX000b Function	R
 Select ner B2 Mc <u>7 b6 b5 b4 b3</u> 	0de Reg	CLK0 bit in the gister Syn TB2	nbol Address 2MR 039Dh	1 1 : fC32 After Reset 00XX000b	R
 Select ner B2 Mc <u>7 b6 b5 b4 b3</u> 	0de Reg	CLK0 bit in the gister Syn TB2 Bit Symbol TMOD0	nbol Address 2MR 039Dh Bit Name Operation Mode Select Bit	1 1 : fC32 After Reset 00XX000b Function Set to "00b" (timer mode) w hen using the three-	R' R'
 Select ner B2 Mc <u>7 b6 b5 b4 b3</u> 	0de Reg	CLK0 bit in the gister TB2 Bit Symbol TMOD0 TMOD1	nbol Address 2MR 039Dh Bit Name Operation Mode Select Bit Disabled w hen using the three	1 1 : fC32 After Reset 00XX0000b Function Set to "00b" (timer mode) w hen using the three- phase motor control timer function ee-phase motor control timer function.	R\ R\ R\ R\ R\
 Select ner B2 Mc <u>7 b6 b5 b4 b3</u> 	0de Reg	CLK0 bit in the gister TB2 Bit Symbol TMOD0 TMOD1 MR0	nbol Address 2MR 039Dh Bit Name Operation Mode Select Bit Disabled w hen using the thra When w rite, set to "0". When read, its content is ind	1 1 : fC32 After Reset 00XX0000b Function Set to "00b" (timer mode) w hen using the three- phase motor control timer function ee-phase motor control timer function.	R' R'
1. Select ner B2 Mc 7 b6 b5 b4 b3	0de Reg	CLK0 bit in the gister TB2 Bit Symbol TMOD0 TMOD1 MR0 MR1	bol Address MR 039Dh Bit Name Operation Mode Select Bit Disabled w hen using the thre When w rite, set to "0". When read, its content is ind Set to "0" w hen using three- When w rite in three-phase m When read in three-phase m its content is indeterminate.	1 1 : fC32 After Reset 00XX0000b Function Set to "00b" (timer mode) w hen using the three- phase motor control timer function ee-phase motor control timer function. eterminate. phase motor control timer function potor control timer function potor control timer function, set to "0". otor control timer function,	R' R' R'
1. Select ner B2 Mc 7 b6 b5 b4 b3	0de Reg	CLK0 bit in the gister Bit Symbol TMOD0 TMOD1 MR0 MR1 MR2	nbol Address 2MR 039Dh Bit Name Operation Mode Select Bit Disabled w hen using the three When w rite, set to "0". When read, its content is ind Set to "0" w hen using three- When w rite in three-phase m When read in three-phase m	1 1 : fC32 After Reset 00XX0000b Function Set to "00b" (timer mode) w hen using the three- phase motor control timer function eterminate. phase motor control timer function phase motor control timer function	R' R' R' R

Figure 16.8 TA1MR, TA2MR, TA4MR and TB2MR Registers

The three-phase motor control timer function is enabled by setting the INV02 bit in the INVC0 register to "1". When this function is on, timer B2 is used to control the carrier wave, and timers A4, A1 and A2 are used to control three-phase PWM outputs (U, \overline{U} , V, \overline{V} , W and \overline{W}). The dead time is controlled by a dedicated dead time timer. Figure 16.9 shows the example of Triangular Wave Modulation Operation and Figure 16.10 shows the example of Sawtooth Wave Modulation Operation.






Figure 16.10 Sawtooth Wave Modulation Operation

17. Serial Interface

Note

The M16C/62P (80-pin version) and M16C/62PT (80-pin version) do not include CLK2, CTS2/RTS2 and SIN pins. Do not use the function which needs these pins.

Serial interface is configured with 5 channels: UART0 to UART2, SI/O3 and SI/O4.

17.1 UARTi (i=0 to 2)

Note The M16C/62P (80-pin version) and M16C/62PT (80-pin version) do not include CLK2, CTS2/RTS2 pins of UART2. [Precautions when using UART2] Clock synchronous Cannot be used. serial I/O mode Clock asynchronous The CTS2/RTS2 function and the external clock of transfer clock cannot be used. Set serial I/O mode the CKDIR bit in the U2MR register to "0" and the CRD bit in the U2C0 register to (UART mode) "1" when using the UART mode. The slave mode cannot be used. Set the CKDIR bit register to "0" when using the • Special mode 2 Special mode 2. The external clock of transfer clock cannot be used. Set the CKDIR bit register to "0" • Special mode 3 when using the Special mode 3. The external clock of transfer clock cannot be used. Set the CKDIR bit register to "0" • Special mode 4 when using the Special mode 4 (SIM mode). (SIM mode)

UARTi each have an exclusive timer to generate a transfer clock, so they operate independently of each other. Figures 17.1 to 17.3 shows the block diagram of UART0 to UART2. Figure 17.4 shows the UARTi Transmit/ Receive Unit.

UARTi has the following modes:

- Clock synchronous serial I/O mode
- Clock asynchronous serial I/O mode (UART mode).
- Special mode 1 (I²C mode)
- Special mode 2
- Special mode 3 (Bus collision detection function, IE mode) : UART0, UART1
- Special mode 4 (SIM mode) : UART2

Figures 17.5 to 17.12 show the UARTi-related registers. Refer to tables listing each mode for register setting.




Figure 17.1 UART0 Block Diagram





Figure 17.2 UART1 Block Diagram








Figure 17.4 UARTi Transmit/Receive Unit




Also, the PER and FER bits are set to "0" by reading the low er byte of the UiRB register.

2. The ABT bit is set to "0" by w riting "0" in a program. (Writing "1" has no effect.)

3. These error flags are disabled when the SMD2 to SMD0 bits are set to "001b" (clock synchronous serial VO mode) or to "010b" (I²C mode). When read, the contents are indeterminate.








UARTi Tra		ceive Mode	Register (i=0 to 2)		
	Ĩ	Symbol U0MR to U2		After Reset 00h	
	Iſ	Bit Symbol	Bit Name	Function	RW
		SMD0	Serial I/O Mode Select Bit ⁽²⁾	^{b2 b1 b0} 0 0 0 : Serial interface disabled 0 0 1 : Clock synchronous serial I/O mode	RW
		SMD1		0 1 0 : PC mode ⁽³⁾ 1 0 0 : UART mode transfer data 7 bits long 1 0 1 : UART mode transfer data 8 bits long	RW
		SMD2		1 1 0 : UART mode transfer data 9 bits long Do not set except above	RW
		CKDIR	Internal/External Clock Select Bit	0 : Internal clock 1 : External clock ⁽¹⁾	RW
		STPS	Stop Bit Length Select Bit	0 : 1 stop bit 1 : 2 stop bits	RW
		PRY	Odd/Even Parity Select Bit	Effective w hen PRYE = 1 0 : Odd parity 1 : Even parity	RW
		PRYE	Parity Enable Bit	0 : Parity disabled 1 : Parity enabled	RW
	 	IOPOL	TXD, RXD I/O Polarity Reverse Bit	0 : No reverse 1 : Reverse	RW

NOTES :

1. Set the corresponding port direction bit for each CLKi pin to "0" (input mode).

2. To receive data, set the corresponding port direction bit for each RXDi pin to "0" (input mode).

3. Set the corresponding port direction bit for SCL and SDA pins to "0" (input mode).



	5 b4	b3 b2	b1 b0				
Π				Symbol	Address	After Reset	
	ΤŤ	TΤ	ΤT	U0C0 to U2	2C0 03A4h, 03ACh, 03	37Ch 00001000b	
				Bit Symbol	Bit Name	Function	RW
				CLK0	UiBRG Count Source Select Bit ⁽⁶⁾	^{b1 b0} 0 0 : f1SIO or f2SIO is selected ⁽⁵⁾	RW
				CLK1		0 1 : f8SIO is selected 1 0 : f32SIO is selected 1 1 : Do not set to this value	RW
				CRS	CTS/RTS Function Select Bit ⁽⁴⁾	Effective w hen CRD = 0 0 : CTS function is selected ⁽¹⁾ 1 : RTS function is selected	RW
				TXEPT	Transmit Register Empty Flag	 0 : Data present in transmit register (during transmission) 1 : No data present in transmit register (transmission completed) 	RC
				CRD	CTS/RTS Disable Bit	0 : CTS/RTS function enabled 1 : CTS/RTS function disabled (P6_0, P6_4 and P7_3 can be used as I/O ports)	RW
				NCH	Data Output Select Bit ⁽²⁾	0 : TXDi/SDAi and SCLi pins are CMOS output 1 : TXDi/SDAi and SCLi pins are N-channel open-drain output	RW
				CKPOL	CLK Polarity Select Bit	 0 : Transmit data is output at falling edge of transfer clock and receive data is input at rising edge 1 : Transmit data is output at rising edge of transfer clock and receive data is input at falling edge 	RW
				UFORM	Transfer Format Select Bit ⁽³⁾	0 : LSB first 1 : MSB first	RW

- 1. Set the corresponding port direction bit for each CLKi pin to "0" (input mode).
- 2. TXD2/SDA2 and SCL2 are N-channel open-drain output. Cannot be set to the CMOS output. No NCH bit in U2C0 register is assigned. When write, set to "0".
- 3. The UFORM bit is enabled when the SMD2 to SMD0 bits in the UiMR register are set to "001b" (clock synchronous serial I/O mode), or "101b" (UART mode, 8-bit transfer data). Set this bit to "1" when the SMD2 to SMD0 bits are set to "010b" (PC mode), and to "0" when the SMD2 to SMD0 bits are set to "100b" (UART mode, 7-bit transfer data) or "110b" (UART mode, 9-bit transfer data).
- 4. CTS1/RTS1 can be used when the CLKMD1 bit in the UCON register = 0 (only CLK1 output) and the RCSP bit in the UCON register = 0 ($\overline{CTS0}/\overline{RTS0}$ not separated).
- 5. Selected by PCLK1 bit in the PCLKR register.
- 6. When changing the CLK1 to CLK0 bits, set the UiBRG register.



UARTi Ti	ransı	mit/Re	ceive Contr	ol Register 1 (i=0, 1)		
	4 b3 b	¹² b1 b0	Symb U0C1, U		After Reset 00XX0010b	
			Bit Symbol	Bit Name	Function	RW
			TE	Transmit Enable Bit	0 : Transmission disabled 1 : Transmission enabled	RW
			TI	Transmit Buffer Empty Flag	0 : Data present in UiTB register 1 : No data present in UiTB register	RO
			RE	Receive Enable Bit	0 : Reception disabled 1 : Reception enabled	RW
			RI	Receive Complete Flag	0 : No data present in UiRB register 1 : Data present in UiRB register	RO
			 (b5-b4)	Nothing is assigned. When w rite, s When read, these contents are inc		-
			UiLCH	Data Logic Select Bit ⁽¹⁾	0 : No reverse 1 : Reverse	RW
			UiERE	Error Signal Output Enable Bit	0 : Output disabled 1 : Output enabled	RW
NOTES :		I		•	•	<u>.</u>

1. The UiLCH bit is enabled when the SMD2 to SMD0 bits in the UiMR register are set to "001b" (clock synchronous serial VO mode), "100b" (UART mode, 7-bit transfer data), or "101b" (UART mode, 8-bit transfer data). Set this bit to "0" when the SMD2 to SMD0 bits are set to "010b" (PC mode) or "110b" (UART mode, 9-bit transfer data).

UART2 Transmit/Receive Control Register 1

b	7 b6 b5	b4	b3 ł	o2 b1	b0				
						Symbol	Address	After Reset	
Τ		Τ			Т	U2C1	037Dh	00000010b	
						Bit Symbol	Bit Name	Function	RW
						TE	Transmit Enable bit	0 : Transmission disabled 1 : Transmission enabled	RW
				Ľ		TI	Transmit Buffer Empty Flag	0 : Data present in U2TB register 1 : No data present in U2TB register	RO
						RE	Receive Enable Bit	0 : Reception disabled 1 : Reception enabled	RW
						RI	Receive Complete Flag	0 : No data present in U2RB register 1 : Data present in U2RB register	RO
						U2IRS	UART2 Transmit Interrupt Factor Select Bit	0 : Transmit buffer empty (TI = 1) 1 : Transmit is completed (TXEPT = 1)	RW
	ļL					U2RRM	UART2 Continuous Receive Mode Enable Bit	0 : Continuous receive mode disabled 1 : Continuous receive mode enabled	RW
						U2LCH	Data Logic Select Bit ⁽¹⁾	0 : No reverse 1 : Reverse	RW
L						U2ERE	Error Signal Output Enable Bit	0 : Output disabled 1 : Output enabled	RW

NOTES :

1. The U2LCH bit is enabled when the SMD2 to SMD0 bits in the U2MR register are set to "001b" (clock synchronous serial I/O mode), "100b" (UART mode, 7-bit transfer data), or "101b" (UART mode, 8-bit transfer data). Set this bit to "0" when the SMD2 to SMD0 bits are set to "010b" (PC mode) or "110b" (UART mode, 9-bit transfer data).

Figure 17.9 U0C1 to U2C1 Registers

UART Transmit/Re b7 b6 b5 b4 b3 b2 b1 b0				
	Sym	nbol Address	After Reset	
╚╬┽┹┲┹┯┹┲┹┲┛	UC		X000000b	
	Bit Symbol		Function	RW
L	U0IRS		r 0 : Transmit buffer empty ($TI = 1$) 1 : Transmission completed (TXEPT = 1)	RW
	U1IRS		r 0 : Transmit buffer empty (TI = 1) 1 : Transmission completed (TXEPT = 1)	RW
	UORRM	UART0 Continuous Receive Mode Enable Bit	0 : Continuous receive mode disabled 1 : Continuous receive mode enable	RW
	U1RRM	UART1 Continuous Receive Mode Enable Bit	0 : Continuous receive mode disabled 1 : Continuous receive mode enabled	RW
	- CLKMD0	UART1 CLK/CLKS Select Bit 0	Effective w hen CLKMD1 = 1 0 : Clock output from CLK1 1 : Clock output from CLKS1	RW
	- CLKMD1	UART1 CLK/CLKS Select Bit 1 (1	 0 : CLK output is only CLK1 1 : Transfer clock output from multiple pins function selected 	RW
	- RCSP	Separate UART0 CTS/RTS Bit	0 : CTS/RTS shared pin 1 : CTS/RTS separated (CTS0 supplied from the P6_4 pin)	RW
NOTES :	(b7)	Nothing is assigned. When writ When read, its content is indete	rminate.	_
1. When using n CKDIR bit in th	nultiple transfe ne U1MR regist de Register (When read, its content is indete er clock output pins, make sure the ter = 0 (internal clock) (i=0 to 2)	rminate. e follow ing conditions are met:	_
 When using n CKDIR bit in th UARTi Special Mod 	nultiple transfe ne U1MR regist	When read, its content is indete er clock output pins, make sure the ter = 0 (internal clock) (i=0 to 2) ol Address	rminate. e follow ing conditions are met: After Reset	_
 When using n CKDIR bit in th UARTi Special Mod 	nultiple transfe ne U1MR regist de Register (Symb	When read, its content is indete er clock output pins, make sure the ter = 0 (internal clock) (i=0 to 2) ol Address	rminate. e follow ing conditions are met: After Reset	RV
 When using n CKDIR bit in th JARTi Special Mod 	nultiple transfe le U1MR regist de Register (Symb 	When read, its content is indete r clock output pins, make sure the ter = 0 (internal clock) (i=0 to 2) ol Address U2SMR 036Fh, 0373h, 0 Bit Name I ^P C Mode Select Bit	rminate. e follow ing conditions are met: After Reset 377h X000000b	
 When using n CKDIR bit in th UARTi Special Mod 	ultiple transfe le U1MR regist de Register (Symb U0SMR to (Bit Symbol	When read, its content is indete er clock output pins, make sure the ter = 0 (internal clock) (i=0 to 2) ol Address U2SMR 036Fh, 0373h, 0 Bit Name FC Mode Select Bit Arbitration Lost Detecting Flag Control Bit	rminate. e follow ing conditions are met: After Reset 377h X000000b Function 0 : Other than PC mode 1 : PC mode 0 : Update per bit 1 : Update per byte	RV
 When using n CKDIR bit in th UARTi Special Mod 	hultiple transfe le U1MR regist de Register (Symb U0SMR to (Bit Symbol IICM	When read, its content is indete er clock output pins, make sure the ter = 0 (internal clock) (i=0 to 2) ol Address U2SMR 036Fh, 0373h, 0 Bit Name PC Mode Select Bit Arbitration Lost Detecting Flag Control Bit Bus Busy Flag	rminate. e follow ing conditions are met: After Reset 377h X000000b Function 0 : Other than PC mode 1 : PC mode 0 : Update per bit	RV RV
 When using n CKDIR bit in th UARTi Special Mod 	nultiple transfe ne U1MR regist de Register (Symb U0SMR to (Bit Symbol IICM - ABC	When read, its content is indete er clock output pins, make sure the ter = 0 (internal clock) (i=0 to 2) ol Address U2SMR 036Fh, 0373h, 0 Bit Name PC Mode Select Bit Arbitration Lost Detecting Flag Control Bit Bus Busy Flag Reserved Bit	rminate. a follow ing conditions are met: After Reset 377h X000000b Function 0: Other than PC mode 1: PC mode 0: Update per bit 1: Update per bit 1: Update per byte 0: STOP condition detected 1: START condition detected (busy) Set to "0"	RV RV RV RV
 When using n CKDIR bit in th UARTi Special Mod 	hultiple transfe le U1MR regist de Register (Symb U0SMR to (Bit Symbol IICM ABC BBS	When read, its content is indete er clock output pins, make sure the ter = 0 (internal clock) (i=0 to 2) ol Address U2SMR 036Fh, 0373h, 0 Bit Name FC Mode Select Bit Arbitration Lost Detecting Flag Control Bit Bus Busy Flag Reserved Bit SCLL sync output enable bit	rminate. a follow ing conditions are met: A fter Reset 377h X000000b Function 0: Other than PC mode 1: PC mode 0: Update per bit 1: Update per bit 1: Update per bit 1: Update per byte 0: STOP condition detected 1: START condition detected (busy) Set to "0" 0: Disable 1: Enable	RV RV RW
 When using n CKDIR bit in th UARTi Special Mod 	He U1 MR register (Symb U0SMR to U Bit Symbol IICM ABC BBS	When read, its content is indete er clock output pins, make sure the ter = 0 (internal clock) (i=0 to 2) ol Address U2SMR 036Fh, 0373h, 0 Bit Name FC Mode Select Bit Arbitration Lost Detecting Flag Control Bit Bus Busy Flag Reserved Bit SCLL sync output enable bit Bus Collision Detect Sampling Clock Select Bit	rminate. a follow ing conditions are met: A fter Reset 377h X000000b Function 0: Other than PC mode 1: PC mode 0: Update per bit 1: Update per bit 1: Update per byte 0: STOP condition detected 1: START condition detected (busy) Set to "0" 0: Disable	RV RV RW

NOTES :

1. The BBS bit is set to "0" by w riting "0" in a program (Writing "1" has no effect).

Nothing is assigned.

- 2. Underflow signal of Timer A3 in UARTO, underflow signal of Timer A4 in UART1, underflow signal of Timer A0 in UART2.
- 3. When a transfer begins, the SSS bit is set to "0" (Not synchronized to RXDi).
- 4. The function of the bit 3 varies depending on the product.

(b7)

If the product is M3062LFGPFP or M3062LFGPGP, the bit 3 becomes the LSYN bit.

If the product is other than M3062LFGPFP and M3062LFGPGP, the bit 3 is reserved. Therefore, set it to 0. (The LSYN bit is an SCLL sync output enable bit.)

When the LSYN bit is set to "1" and the SCLi pin outputs an "L" level signal, the data bit, such as the P6_2 bit in the P6 register for SCL0 pin, the P6_6 bit in the P6 register for SCL1 pin, and the P7_1 bit in the P7 register for SCL2 pin, is set to "1".

When w rite, set to "0". When read, its content is indeterminate.


Figure 17.10 UCON and UiSMR Registers

Г

o7 b6 b5	04 03 0		1					
				mbol		ddress	After Reset X000000b	
			-	to U2SMR2	Name)372h, 0376h	Function	RV
			Bit Symbol	PC Mode Select		Soo Tabla 4	7.13 I ² C Mode Functions	K)
		L	IICM2	FC INDUE SEIECT	DIL Z		7.13 FC Mode Functions	R۱
			CSC	Clock-Synchror	nous Bit	0 : Disabled 1 : Enabled		RV
			SWC	SCL Wait Outpu	ıt Bit	0 : Disabled 1 : Enabled		R\
	ļL		ALS	SDA Output Sto	•	0 : Disabled 1 : Enabled		R\
			STAC	UARTi Initializati		0 : Disabled 1 : Enabled		R\
╽╽└			SWC2	SCL Wait Outpu		0: Transfer c 1: "L" output	lock	R\
			SDHI	SDA Output Dis		0: Enabled 1: Disabled (f	nigh-impedance)	R\
				Nothing is assig	jned.			
ARTIS	•		(b7) de register : Symb	3 (i=0 to 2)	t to "0". Whe	en read, its content is	After Reset	
	•		de register (Symb	3 (i=0 to 2) ol J2SMR3	Addro 036Dh, 037	ess	After Reset 000X0X0Xb	
	•		de register :	3 (i=0 to 2) ol U2SMR3 Bit Na	Addro 036Dh, 037 me	ess	After Reset	RV
	•		de register (Symb	3 (i=0 to 2) ol U2SMR3 Nothing is assig	Addre 036Dh, 037 ime ined.	ess	After Reset 000X0X0Xb Function	
	•		de register 3 Symb U0SMR3 to Bit Symbol	3 (i=0 to 2) ol U2SMR3 Nothing is assig	Addre 036Dh, 037 me ined. t to "0". Whe	ess 1h, 0375h	After Reset 000X0X0Xb Function indeterminate.	-
	•		de register 3 Symb U0SMR3 to Bit Symbol 	3 (i=0 to 2) ol U2SMR3 Nothing is assig When w rite, set Clock Phase Se Nothing is assig When w rite, set	Addre 036Dh, 037 me ned. t to "0". Whe t Bit ned. t to "0". When	ess 1h, 0375h en read, its content is 0 : Without clock de 1 : With clock delay n read, its content is	After Reset 000X0X0Xb Function indeterminate. lay	_
	•		de register 3 U0SMR3 to Bit Symbol (b0) CKPH	3 (i=0 to 2) ol J2SMR3 Nothing is assig When w rite, set Clock Phase Se Nothing is assig When w rite, set Clock Output Se	Addre 036Dh, 037 me ned. t to "0". Whe t Bit ned. t to "0". When elect Bit	ess 1h, 0375h en read, its content is 0 : Without clock de 1 : With clock delay n read, its content is 0 : CLKi is CMOS ou	After Reset 000X0X0Xb Function indeterminate. lay	
	•		de register 3 Symb U0SMR3 to Bit Symbol (b0) CKPH (b2)	3 (i=0 to 2) ol U2SMR3 Nothing is assig When w rite, set Clock Phase Se Nothing is assig When w rite, set Clock Output Se Nothing is assig When w rite, set	Addre 036Dh, 037 ⁻ ime ned. t to "0". Whe t Bit ined. t to "0". When elect Bit	ess 1h, 0375h en read, its content is 0 : Without clock de 1 : With clock delay n read, its content is 0 : CLKi is CMOS ou 1 : CLKi is N-channe en read, its content is	After Reset 000X0X0Xb Function indeterminate. lay indeterminate. itput el open drain output	
	•		de register : Symb U0SMR3 to Bit Symbol (b0) CKPH (b2) NODC	3 (i=0 to 2) ol U2SMR3 Nothing is assig When w rite, set Clock Phase Se Nothing is assig When w rite, set Clock Output Se Nothing is assig	Addre 036Dh, 037 ⁻ ime ned. t to "0". Whe t Bit ined. t to "0". When elect Bit	ess 1h, 0375h en read, its content is 0 : Without clock de 1 : With clock delay n read, its content is 0 : CLKi is CMOS ou 1 : CLKi is N-channe en read, its content is b7 b6 b5 0 0 0 : Without delay 0 0 1 : 1 to 2 cycle(s	After Reset 000X0X0Xb Function indeterminate. lay indeterminate. rtput el open drain output indeterminate.	RV
	•		de register 3 U0SMR3 to 1 Bit Symbol (b0) CKPH (b2) NODC (b4)	3 (i=0 to 2) ol U2SMR3 Nothing is assig When w rite, set Clock Phase Se Nothing is assig When w rite, set Clock Output Se Nothing is assig When w rite, set SDAi Digital Dela	Addre 036Dh, 037 ⁻ ime ned. t to "0". Whe t Bit ined. t to "0". When elect Bit	ess 1h, 0375h en read, its content is 0 : Without clock de 1 : With clock delay n read, its content is 0 : CLKi is CMOS ou 1 : CLKi is N-channe en read, its content is ^{b7 b6 b5} 0 0 0 : Without delay 0 0 1 : 1 to 2 cycles 0 1 0 : 2 to 3 cycles 0 1 1 : 3 to 4 cycles 1 0 0 : 4 to 5 cycles	After Reset 000X0X0Xb Function indeterminate. lay indeterminate. itput el open drain output indeterminate.	

1. The DL2 to DL0 bits are used to generate a delay in SDAi output by digital means during PC mode. In other than PC mode, set these bits to "000b" (no delay).

2. The amount of delay varies with the load on SCLi and SDAi pins. Also, when using an external clock, the amount of delay increases by about 100 ns.



	Syı	mbol	Addr	ess	After Reset	
┍╵┲╹┓	U0SMR4 t	to U2SMR4	036Ch, 037	0h, 0374h	00h	
	Bit Symbol	Bit I	Name		Function	RV
	STAREQ	Start Condition Ge	enerate Bit ⁽¹⁾	0 : Clear 1 : Start		RV
	RSTAREQ	Restart Condition	Generate Bit ⁽¹⁾	0 : Clear 1 : Start		RV
	STPREQ	Stop Condition Ge	nerate Bit ⁽¹⁾	0 : Clear 1 : Start		RV
	STSPSEL	SCL,SDA Output S	Select Bit		top conditions not output top conditions output	RV
	 ACKD	ACK Data Bit		0 : ACK 1 : NACK		RV
	ACKC	ACK Data Output	Enable Bit	0 : Serial interf 1 : ACK data c	ace data output output	RV
	SCLHI	SCL Output Stop I	Enable Bit	0 : Disabled 1 : Enabled		RV
	SWC9	SCL Wait Bit 3		0 : SCL "L" ho 1 : SCL "L" ho		RV

Figure 17.12 UiSMR4 Register

17.1.1 Clock Synchronous Serial I/O Mode

The clock synchronous serial I/O mode uses a transfer clock to transmit and receive data. Table 17.1 lists the Clock Synchronous Serial I/O Mode Specifications. Table 17.2 lists the Registers to Be Used and Settings in Clock Synchronous Serial I/O Mode.

Item	Specification
Transfer Data Format	Transfer data length: 8 bits
Transfer Clock	 CKDIR bit in the UiMR(i=0 to 2) register = 0 (internal clock) : fj/ (2(n+1)) fj = f1SIO, f2SIO, f8SIO, f32SIO n: Setting value of UiBRG register 00h to FFh CKDIR bit = 1 (external clock) : Input from CLKi pin
Transmission, Reception Control	Selectable from $\overline{\text{CTS}}$ function, $\overline{\text{RTS}}$ function or $\overline{\text{CTS}}/\overline{\text{RTS}}$ function disable
Transmission Start Condition	 Before transmission can start, meet the following requirements ⁽¹⁾ The TE bit in the UiC1 register = 1 (transmission enabled) The TI bit in the UiC1 register = 0 (data present in UiTB register) If CTS function is selected, input on the CTSi pin = L
Reception Start Condition	 Before reception can start, meet the following requirements ⁽¹⁾ The RE bit in the UiC1 register = 1 (reception enabled) The TE bit in the UiC1 register = 1 (transmission enabled) The TI bit in the UiC1 register = 0 (data present in the UiTB register)
Interrupt Request Generation Timing	 For transmission, one of the following conditions can be selected The UiIRS bit ⁽³⁾ = 0 (transmit buffer empty): when transferring data from the UiTB register to the UARTi transmit register (at start of transmission) The UiIRS bit =1 (transfer completed): when the serial interface finished sending data from the UARTi transmit register For reception When transferring data from the UARTi receive register to the UiRB register (at completion of reception)
Error Detection	Overrun error ⁽²⁾ This error occurs if the serial interface started receiving the next data before reading the UiRB register and received the 7th bit of the next data
Select Function	 CLK polarity selection Transfer data input/output can be chosen to occur synchronously with the rising or the falling edge of the transfer clock LSB first, MSB first selection Whether to start sending/receiving data beginning with bit 0 or beginning with bit 7 can be selected Continuous receive mode selection Reception is enabled immediately by reading the UiRB register Switching serial data logic This function reverses the logic value of the transmit/receive data Transfer clock output from multiple pins selection (UART1) The output pin can be selected in a program from two UART1 transfer clock pins that have been set Separate CTS/RTS pins (UART0) CTS0 and RTS0 are input/output from separate pins

 Table 17.1
 Clock Synchronous Serial I/O Mode Specifications

NOTES:

 When an external clock is selected, the conditions must be met while if the CKPOL bit in the UiC0 register = 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in the high state; if the CKPOL bit in the UiC0 register = 1 (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the low state.

2. If an overrun error occurs, the receive data of UiRB register will be indeterminate. The IR bit in the SiRIC register does not change.

3. The U0IRS and U1IRS bits respectively are the bits 0 and 1 in the UCON register; the U2IRS bit is the bit 4 in the U2C1 register.

Register	Bit	Function		
UiTB ⁽³⁾	0 to 7	Set transmission data		
UiRB ⁽³⁾	0 to 7	Reception data can be read		
	OER	Overrun error flag		
UiBRG	0 to 7	Set a bit rate		
Uimr ⁽³⁾	SMD2 to SMD0	Set to "001b"		
	CKDIR	Select the internal clock or external clock		
	IOPOL	Set to "0"		
UiC0	CLK1 to CLK0	Select the count source for the UiBRG register		
	CRS	Select CTS or RTS to use		
	TXEPT	Transmit register empty flag		
	CRD	Enable or disable the CTS or RTS function		
	NCH	Select TXDi pin output mode ⁽²⁾		
	CKPOL	Select the transfer clock polarity		
	UFORM	Select the LSB first or MSB first		
UiC1	TE	Set this bit to "1" to enable transmission/reception		
	TI	Transmit buffer empty flag		
	RE	Set this bit to "1" to enable reception		
	RI	Reception complete flag		
	U2IRS ⁽¹⁾	Select the source of UART2 transmit interrupt		
	U2RRM ⁽¹⁾	Set this bit to "1" to use continuous receive mode		
	UiLCH	Set this bit to "1" to use inverted data logic		
	UiERE	Set to "0"		
UiSMR	0 to 7	Set to "0"		
UiSMR2	0 to 7	Set to "0"		
UiSMR3	0 to 2	Set to "0"		
	NODC	Select clock output mode		
	4 to 7	Set to "0"		
UiSMR4	0 to 7	Set to "0"		
UCON	U0IRS, U1IRS	Select the source of UART0/UART1 transmit interrupt		
	U0RRM, U1RRM	Set this bit to "1" to use continuous receive mode		
	CLKMD0	Select the transfer clock output pin when CLKMD1 = 1		
	CLKMD1	Set this bit to "1" to output UART1 transfer clock from two pins		
	RCSP	Set this bit to "1" to accept as input the $\overline{\text{CTS0}}$ signal of the UART0 from the P6_4 pin		
	7	Set to "0"		

Table 17.2	2 Registers to Be Used and Settings in Clock Synchronous	Serial I/O Mode
------------	--	-----------------

NOTES:

- 1. Set the bit 4 and bit 5 in the U0C1 and U1C1 register to "0". The U0IRS, U1IRS, U0RRM and U1RRM bits in the UCON register.
- 2. TXD2 pin is N channel open-drain output. Set the NCH bit in the U2C0 register to "0".
- 3. Not all register bits are described above. Set those bits to "0" when writing to the registers in clock synchronous serial I/O mode.

i=0 to 2

Table 17.3 lists the functions of the input/output pins during clock synchronous serial I/O mode. Table 17.3 shows pin functions for the case where the multiple transfer clock output pin select function is deselected. Table 17.4 lists the P6_4 Pin Functions during clock synchronous serial I/O mode. Note that for a period from when the UARTi operating mode is selected to when transfer starts, the TXDi pin outputs an "H" (If the N-channel open-drain output is selected, this pin is in a high-impedance state).

Pin Name	Function	Method of Selection
TXDi (i = 0 to 2) (P6_3, P6_7, P7_0)	Serial Data Output	(Outputs dummy data when performing reception only)
RXDi (P6_2, P6_6, P7_1)	Serial Data Input	PD6_2 bit and PD6_6 bit in the PD6 register = 0, PD7_1 bit in the PD7 register = 0 (Can be used as an input port when performing transmission only)
CLKi (P6_1, P6_5,	Transfer Clock Output	CKDIR bit in the UiMR register = 0
P7_2)	Transfer Clock Input	CKDIR bit = 1 PD6_1 bit and PD6_5 bit in the PD6 register = 0, PD7_2 bit in the PD7 register = 0
CTSi/RTSi (P6_0, P6_4, P7_3)	CTS Input	CRD bit in the UiC0 register = 0 CRS bit in the UiC0 register = 0 PD6_0 and PD6_4 bit in the PD6 register = 0, PD7_3 bit in the PD7 register = 0
	RTS Output	CRD bit = 0 CRS bit = 1
	I/O Port	CRD bit = 1

Table 17.3 Pin Functions (when not select multiple transfer clock output pin function)

Table 17.4P6_4 Pin Functions

	Bit Set Value						
Pin Function	U1C0 Register		U	ICON Registe	PD6 Register		
	CRD	CRS	RCSP	CLKMD1	CLKMD0	PD6_4	
P6_4	1	-	0	0	-	Input: 0, Output: 1	
CTS1	0	0	0	0	-	0	
RTS1	0	1	0	0	_	-	
CTSO (1)	0	0	1	0	_	0	
CLKS1	-	-	-	1 (2)	1	-	
						– : "0" or "1"	

NOTES:

1. In addition to this, set the CRD bit in the U0C0 register to "0" (CTS0/RTS0 enabled) and the CRS bit in the U0C0 register to "1" (RTS0 selected).

2. When the CLKMD1 bit = 1 and the CLKMD0 bit = 0, the following logic levels are output:
•High if the CLKPOL bit in the U1C0 register = 0
•Low if the CLKPOL bit = 1

(1) Example of Transmit Timing (when internal clock is selected)
Transfer clock	
TE bit in "1" UiC1 register "0" TI bit in "1" UiC1 register _{"0"}	Set in the UiTB register
стsi "н"	TCLK Pulse stops because an "H" signal is Applied to CTSi Pulse stops because the TE bit is set to "0"
CLKi	www.hwww.hwww
	XD1X02X03X04X05X06X07K00X01X02X03X04X05X06X07K00X01X02X03X04X05X06X07
TXEPT bit in "1" UiC0 register _{"0"}	
IR bit in "1" SiTIC register "0"	
i = 0 to 2	Set to "0" by an interrupt request acknowledgement or by program
 CKDIR bit in UiMR register = 0 (int CRD bit in UiC0 register = 0 (CTS) CKPOL bit in UiC0 register = 0 (trained trained trained	(RTS enabled), CRS bit = 0 (CTS selected) (f1SIO, f2SIO, f8SIO, f32SIO) ansmit data output at the falling edge and receive data ken in at the rising edge of the transfer clock) (f1SIO, f2SIO, f8SIO, f32SIO) occurs when the transmit buffer becomes empty): ster n: value set to UiBRG register ster ster
(2) Example of Receive Timing (when external clock is selected)
RE bit in "1" UiC1 register "0"	
TE bit in "1" UiC1 register _{"0"} Dummy	data is set in the to UiTB register
TI bit in "1" UiC1 register _{"0"}	Data is transferred from the UiTB register to the UARTi transmit register
	An "L" signal is applied when
сікі	
RXDi D0001	
RI bit in "1" receive register " UiC1 register "0"	ed from the UARTi Read by the UiRB register
IR bit in "1" SiRIC register _{"0"}	
OER flag in UiRB "1" register _{"0"}	Set to "0" by an interrupt request acknowledgement or by program
i=0 to 2	
as follows: · CKDIR bit in UiMR register = 1 (e · CRD bit in UiC0 register = 0 (CTS · CKPOL bit in UiC0 register = 0 (tr	the case where the register bits are set xternal clock) XRTS enabled), CRS bit = 1 (RTS selected) ansmit data output at the falling edge and receive ata taken in at the rising edge of the transfer clock) Make sure the following conditions are met when input to the CLKi pin before receiving data is high: • TE bit in UiC0 register = 1 (transmit enabled) • RE bit in UiC0 register = 1 (receive enabled) • Write dummy data to the UiTB register

Figure 17.13 Transmit and Receive Operation

17.1.1.1 Counter Measure for Communication Error Occurs

If a communication error occurs while transmitting or receiving in clock synchronous serial I/O mode, follow the procedures below.

• Resetting the UiRB register (i=0 to 2)

- (1) Set the RE bit in the UiC1 register to "0" (reception disabled)
- (2) Set the SMD2 to SMD0 bits in the UiMR register to "000b" (Serial interface disabled)
- (3) Set the SMD2 to SMD0 bits in the UiMR register to "001b" (Clock synchronous serial I/O mode)
- (4) Set the RE bit in the UiC1 register to "1" (reception enabled)

• Resetting the UiTB register (i=0 to 2)

- (1) Set the SMD2 to SMD0 bits in the UiMR register "000b" (Serial interface disabled)
- (2) Set the SMD2 to SMD0 bits in the UiMR register "001b" (Clock synchronous serial I/O mode)
- (3) "1" is written to RE bit in the UiC1 register (transmission enabled), regardless of the TE bit in the UiCi register

17.1.1.2 CLK Polarity Select Function

Use the CKPOL bit in the UiC0 register (i = 0 to 2) to select the transfer clock polarity. Figure 17.14 shows the Transfer Clock Polarity.

edge a	
CLKi	└── ↓ └── └── └── └── (NOTE 2)
TXDi	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
RXDi	$ \begin{array}{c c} & & & \\ \hline \\ \hline$
	the CKPOL bit = 1 (transmit data output at the rising edge and the receive
data ta	
	aken in at the falling edge of the transfer clock)
CLKi	
CLKi	(NOTE 3)
CLKi TXDi	(NOTE 3)
CLKi TXDi RXDi NOTE 1.	(NOTE 3)



17.1.1.3 LSB First/MSB First Select Function

Use the UFORM bit in the UiC0 register (i = 0 to 2) to select the transfer format. Figure 17.15 shows the Transfer Format.




Figure 17.15 Transfer Format

17.1.1.4 Continuous Receive Mode

In continuous receive mode, receive operation becomes enable when the receive buffer register is read. It is not necessary to write dummy data into the transmit buffer register to enable receive operation in this mode. However, a dummy read of the receive buffer register is required when starting the operating mode.

When the UiRRM bit (i = 0 to 2) = 1 (continuous receive mode), the TI bit in the UiC1 register is set to "0" (data present in the UiTB register) by reading the UiRB register. In this case, i.e., UiRRM bit = 1, do not write dummy data to the UiTB register in a program. The U0RRM and U1RRM bits are the bit 2 and bit 3 in the UCON register, respectively, and the U2RRM bit is the bit 5 in the U2C1 register.

17.1.1.5 Serial Data Logic Switching Function

When the UiLCH bit in the UiC1 register (i = 0 to 2) = 1 (reverse), the data written to the UiTB register has its logic reversed before being transmitted. Similarly, the received data has its logic reversed when read from the UiRB register. Figure 17.16 shows Serial Data Logic Switching.

(1) When The UiLCH Bit in The UiC1 Register = 0 (No Reverse)	
Transfer Clock "H"	
TXDi "H" <u>D0 D1 D2 D3 D4 D5 D6 D7</u> (No Reverse) "L"	
(2) When The UiLCH Bit = 1 (Reverse) Transfer Clock "H"	
TXDi "H" (Reverse) "L"	
 NOTES : 1. This applies to the case where the CKPOL bit in the UiC0 register = 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock) and the UFORM bit = 0 (LSB first). i = 0 to 2 	

Figure 17.16 Serial Data Logic Switching

17.1.1.6 Transfer Clock Output From Multiple Pins (UART1)

Use the CLKMD1 to CLKMD0 bits in the UCON register to select one of the two transfer clock output pins (see Figure 17.17). This function can be used when the selected transfer clock for UART1 is an internal clock.




Figure 17.17 Transfer Clock Output from Multiple Pins

17.1.1.7 CTS/RTS Function

When the $\overline{\text{CTS}}$ function is used transmit and receive operation start when "L" is applied to the $\overline{\text{CTSi}/\text{RTSi}}$ (i=0 to 2) pin. Transmit and receive operation begins when the $\overline{\text{CTSi}/\text{RTSi}}$ pin is held "L". If the "L" signal is switched to "H" during a transmit or receive operation, the operation stops before the next data.

When the RTS function is used, the CTSi/RTSi pin outputs on "L" signal when the microcomputer is ready to receive. The output level becomes "H" on the first falling edge of the CLKi pin.


- CRD bit in UiC0 register = 1 (disable $\overline{\text{CTS}}/\overline{\text{RTS}}$ of UART0)
 - CTSi/RTSi pin is programmable I/O function
- CRD bit = 0, CRS bit = 0 ($\overline{\text{CTS}}$ function is selected)
- CRD bit = 0, CRS bit = 1 ($\overline{\text{RTS}}$ function is selected)
- CTSi/RTSi pin is CTS function
- CTSi/RTSi pin is RTS function

CTS/RTS Separate Function (UART0) 17.1.1.8

This function separates $\overline{\text{CTS0}}/\overline{\text{RTS0}}$, outputs $\overline{\text{RTS0}}$ from the P6 0 pin, and accepts as input the $\overline{\text{CTS0}}$ from the P6_4 pin. To use this function, set the register bits as shown below.

- CRD bit in U0C0 register = 0 (enable $\overline{\text{CTS}}/\overline{\text{RTS}}$ of UART0)
- CRS bit in U0C0 register = 1 (output $\overline{\text{RTS}}$ of UART0)
- CRD bit in U1C0 register = 0 (enable $\overline{\text{CTS}}/\overline{\text{RTS}}$ of UART1)
- CRS bit in U1C0 register = 0 (input $\overline{\text{CTS}}$ of UART1)
- RCSP bit in UCON register = 1 (inputs $\overline{\text{CTS0}}$ from the P6_4 pin)
- CLKMD1 bit in UCON register = 0 (CLKS1 not used)

Note that when using the $\overline{\text{CTS}}/\overline{\text{RTS}}$ separate function, $\overline{\text{CTS}}/\overline{\text{RTS}}$ of UART1 separate function cannot be used.



CTS/RTS Separate Function Figure 17.18

17.1.2 Clock Asynchronous Serial I/O (UART) Mode

The UART mode allows transmitting and receiving data after setting the desired bit rate and transfer data format. Table 17.5 lists the UART Mode Specifications.

Item	Specification
Transfer Data Format	 Character bit (transfer data): Selectable from 7, 8 or 9 bits Start bit: 1 bit Parity bit: Selectable from odd, even, or none Stop bit: Selectable from 1 or 2 bits
Transfer Clock	 CKDIR bit in the UiMR(i=0 to 2) register = 0 (internal clock) : fj/ (16(n+1)) fj = f1SIO, f2SIO, f8SIO, f32SIO n: Setting value of UiBRG register 00h to FFh CKDIR bit = 1 (external clock) : fEXT/(16(n+1)) fEXT: Input from CLKi pin n :Setting value of UiBRG register 00h to FFh
Transmission, Reception Control	Selectable from CTS function, RTS function or CTS/RTS function disable
Transmission Start Condition	 Before transmission can start, meet the following requirements The TE bit in the UiC1 register= 1 (transmission enabled) The TI bit in the UiC1 register = 0 (data present in UiTB register) If CTS function is selected, input on the CTSi pin = L
Reception Start Condition	Before reception can start, meet the following requirements • The RE bit in the UiC1 register = 1 (reception enabled) • Start bit detection
Interrupt Request Generation Timing	 For transmission, one of the following conditions can be selected The UiIRS bit ⁽²⁾ = 0 (transmit buffer empty): when transferring data from the UiTB register to the UARTi transmit register (at start of transmission) The UiIRS bit =1 (transfer completed): when the serial interface finished sending data from the UARTi transmit register For reception When transferring data from the UARTi receive register to the UiRB register (at completion of reception)
Error Detection	 Overrun error ⁽¹⁾ This error occurs if the serial interface started receiving the next data before reading the UiRB register and received the bit one before the last stop bit of the next data Framing error ⁽³⁾ This error occurs when the number of stop bits set is not detected Parity error ⁽³⁾ This error occurs when if parity is enabled, the number of "1" in parity and character bits does not match the number of "1" set Error sum flag This flag is set to "1" when any of the overrun, framing or parity errors occur
Select Function	 LSB first, MSB first selection Whether to start sending/receiving data beginning with bit 0 or beginning with bit 7 can be selected Serial data logic switch This function reverses the logic of the transmit/receive data. The start and stop bits are not reversed. TXD, RXD I/O polarity switch This function reverses the polarities of the TXD pin output and RXD pin input. The logic levels of all I/O data is reversed. Separate CTS/RTS pins (UART0) CTS0 and RTS0 are input/output from separate pins

Table 17.5 UART Mode Specifications

NOTES:

- 1. If an overrun error occurs, the receive data of UiRB register will be indeterminate. The IR bit in the SiRIC register does not change.
- 2. The U0IRS and U1IRS bits are bits 0 and 1 in the UCON register. The U2IRS bit is bit 4 in the U2C1 register.
- 3. The timing at which the framing error flag and the parity error flag are set is detected when data is transferred from the UARTi receive register to the UiRB register.

Register	Bit	Function		
UiTB	0 to 8	Set transmission data ⁽¹⁾		
UiRB	0 to 8	Reception data can be read ⁽¹⁾		
	OER,FER,PER,SUM	Error flag		
UiBRG	0 to 7	Set a bit rate		
UiMR	SMD2 to SMD0	Set these bits to "100b" when transfer data is 7 bits long		
		Set these bits to "101b" when transfer data is 8 bits long		
		Set these bits to "110b" when transfer data is 9 bits long		
	CKDIR	Select the internal clock or external clock		
	STPS	Select the stop bit		
	PRY, PRYE	Select whether parity is included and whether odd or even		
	IOPOL	Select the TXD/RXD input/output polarity		
UiC0	CLK0, CLK1	Select the count source for the UiBRG register		
	CRS	Select CTS or RTS to use		
	TXEPT	Transmit register empty flag		
	CRD	Enable or disable the CTS or RTS function		
	NCH	Select TXDi pin output mode ⁽³⁾		
	CKPOL	Set to "0"		
	UFORM	LSB first or MSB first can be selected when transfer data is 8 bits long. Set this		
		bit to "0" when transfer data is 7 or 9 bits long.		
UiC1	TE	Set this bit to "1" to enable transmission		
	TI	Transmit buffer empty flag		
	RE	Set this bit to "1" to enable reception		
	RI	Reception complete flag		
	U2IRS ⁽²⁾	Select the source of UART2 transmit interrupt		
	U2RRM ⁽²⁾	Set to "0"		
	UiLCH	Set this bit to "1" to use inverted data logic		
	UiERE	Set to "0"		
UiSMR	0 to 7	Set to "0"		
UiSMR2	0 to 7	Set to "0"		
UiSMR3	0 to 7	Set to "0"		
UiSMR4	0 to 7	Set to "0"		
UCON	U0IRS, U1IRS	Select the source of UART0/UART1 transmit interrupt		
	U0RRM, U1RRM	Set to "0"		
	CLKMD0	Invalid because CLKMD1 = 0		
	CLKMD1	Set to "0"		
	RCSP	Set this bit to "1" to accept as input $\overline{\text{CTS0}}$ signal of UART0 from the P6_4 pin		
	7	Set to "0"		

Table 17.6 Registers to Be Used and Settings in UART Mode

NOTES:

1. The bits used for transmit/receive data are as follows: Bit 0 to bit 6 when transfer data is 7 bits long; bit 0 to bit 7 when transfer data is 8 bits long; bit 0 to bit 8 when transfer data is 9 bits long.

2. Set the bit 4 to bit 5 in the U0C1 and U1C1 registers to "0". The U0IRS, U1IRS, U0RRM and U1RRM bits are included in the UCON register.

3. TXD2 pin is N channel open-drain output. Set the NCH bit in the U2C0 register to "0".

i=0 to 2

- : "0" or "1"

Table 17.7 lists the functions of the input/output pins during UART mode. Table 17.8 lists the P6_4 Pin Functions. Note that for a period from when the UARTi operating mode is selected to when transfer starts, the TXDi pin outputs an "H" (If the N-channel open-drain output is selected, this pin is in a high-impedance state).

Pin Name	Function	Method of Selection
TXDi (i = 0 to 2) (P6_3, P6_7, P7_0)	Serial Data Output	("H" outputs when performing reception only)
RXDi (P6_2, P6_6, P7_1)	Serial Data Input	PD6_2 bit and PD6_6 bit in the PD6 register = 0, PD7_1 bit in the PD7 register = 0 (Can be used as an input port when performing transmission only)
CLKi	Input/Output Port	CKDIR bit in the UiMR register = 0
(P6_1, P6_5, P7_2)	Transfer Clock Input	CKDIR bit = 1 PD6_1 bit and PD6_5 bit in the PD6 register = 0, PD7_2 bit in the PD7 register = 0
CTSi/RTSi (P6_0, P6_4, P7_3)	CTS Input	CRD bit in the UiC0 register = 0 CRS bit in the UiC0 register = 0 PD6_0 bit and PD6_4 bit in the PD6 register = 0, PD7_3 bit in the PD7 register = 0
	RTS Output	CRD bit = 0 CRS bit = 1
	Input/Output Port	CRD bit = 1

Table 17.7 I/O Pin Functions

Table 17.8 P6_4 Pin Functions

	Bit Set Value						
Pin Function	U1C0 Register		UCON Register		PD6 Register		
	CRD	CRS	RCSP	CLKMD1	PD6_4		
P6_4	1	_	0	0	Input: 0, Output: 1		
CTS1	0	0	0	0	0		
RTS1	0	1	0	0	_		
CTS0 ⁽¹⁾	0	0	1	0	0		

NOTES:

1. In addition to this, set the CRD bit in the U0C0 register to "0" (CTS0/RTS0 enabled) and the CRS bit in the U0C0 register to "1" (RTS0 selected).




Figure 17.19 Transmit Operation




Figure 17.20 Receive Operation

17.1.2.1 Bit Rate

In UART mode, the frequency set by the UiBRG register (i=0 to 2) divided by 16 become the bit rates. Table 17.9 lists Example of Bit Rates and Settings.

Bit Rate (bps)	Count Source of UiBRG	Peripheral Function	n Clock : 16MHz	Peripheral Function Clock : 24MHz	
		Set Value of UiBRG : n	Bit Rate (bps)	Set value of UiBRG : n	Bit Rate (bps)
1200	f8	103 (67h)	1202	155 (9Bh)	1202
2400	f8	51 (33h)	2404	77 (4Dh)	2404
4800	f8	25 (19h)	4808	38 (26h)	4808
9600	f1	103 (67h)	9615	155 (9Bh)	9615
14400	f1	68 (44h)	14493	103 (67h)	14423
19200	f1	51 (33h)	19231	77 (4Dh)	19231
28800	f1	34 (22h)	28571	51 (33h)	28846
31250	f1	31 (1Fh)	31250	47 (2Fh)	31250
38400	f1	25 (19h)	38462	38 (26h)	38462
51200	f1	19 (13h)	50000	28 (1Ch)	51724

Table 17.9 Example of Bit Rates and Settings

17.1.2.2 Counter Measure for Communication Error Occurs

If a communication error occurs while transmitting or receiving in UART mode, follow the procedures below.

- Resetting the UiRB register (i=0 to 2)
- (1) Set the RE bit in the UiC1 register to "0" (reception disabled)
- (2) Set the RE bit in the UiC1 register to "1" (reception enabled)

• Resetting the UiTB register (i=0 to 2)

- (1) Set the SMD2 to SMD0 bits in the UiMR register "000b" (Serial interface disabled)
- (2) Set the SMD2 to SMD0 bits in the UiMR register "001b", "101b", "110b".
- (3) "1" is written to RE bit in the UiC1 register (transmission enabled), regardless of the TE bit in the UiCi register

17.1.2.3 LSB First/MSB First Select Function

As shown in Figure 17.21, use the UFORM bit in the UiC0 register to select the transfer format. This function is valid when transfer data is 8 bits long.

(1) When the UFORM Bit in the UiC0 Register = 0 (LSB First)	
СЬК	
TXDi ST D0 D1 D2 D3 D4 D5 D6 D7 P SP	
RXDi ST (D0 (D1) D2 (D3) D4 (D5) D6 (D7) P SP	
(2) When the UFORM Bit = 1 (MSB First)	
TXDi ST (D7) D6) D5) D4) D3) D2) D1) D0) P) SP	
RXDi ST (D7 \ D6 \ D5 \ D4 \ D3 \ D2 \ D1 \ D0 \ P \ SP	
NOTES : 1. This applies to the case where the CKPOL bit in the UiC0 register = 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the UiLCH bit in the UiC1 register = 0 (no reverse), the STPS bit in the UiMR register = 0 (1 stop bit) and the PRYE bit in the UiMR register = 1 (parity enabled).	ST : Start bit P : Parity bit SP : Stop bit i = 0 to 2

Figure 17.21 Transfer Format

17.1.2.4 Serial Data Logic Switching Function

The data written to the UiTB register has its logic reversed before being transmitted. Similarly, the received data has its logic reversed when read from the UiRB register. Figure 17.22 shows Serial Data Logic Switching.

(1) When the l	JiLCH bit in the UiC1 Register = 0 (No Reverse)	
Transfer Clock		
TXDi (No Reverse)	"H" <u>ST (D0) D1 (D2) D3) D4 (D5) D6 (D7) P</u> S	P
(2) When the l	JiLCH Bit = 1 (Reverse)	
Transfer Clock		
TXDi (Reverse)	"H" <u>ST (D0) D1) D2) D3) D4) D5) D6) D7) P</u> S	P
(transm the UFC the STF	blies to the case where the CKPOL bit in the UiC0 register = 0 it data output at the falling edge of the transfer clock), DRM bit in the UiC0 register = 0 (LSB first), PS bit in the UiMR register = 0 (1 stop bit) and YE bit in the UiMR register = 1 (parity enabled).	ST : Start bit P : Parity bit SP : Stop bit i = 0 to 2

Figure 17.22 Serial Data Logic Switching

17.1.2.5 TXD and RXD I/O Polarity Inverse Function

This function inverses the polarities of the TXDi pin output and RXDi pin input. The logic levels of all input/ output data (including the start, stop and parity bits) are inversed. Figure 17.23 shows the TXD and RXD I/O Polarity Inverse.

(1) When the IOPOL Bit in the UiMR Register = 0 (No Reverse)
Transfer Clock "H"
TXDi "H" ST (D0) D1 (D2) D3 (D4) D5 (D7) P) SP
RXDi "H" ST (D0) D1 (D2) D3) D4 (D5) D6) D7 (P) SP
(2) When the IOPOL Bit = 1 (Reverse)
Transfer Clock "H"
TXDi "H" ST DO DI DI DZ D3 D4 D5 D6 D7 P SP
RXDi "H" ST (D0) D1 (D2) D3 (D4 (D5) D6 (D7 (P) SP (Reverse) "L"
NOTES : 1. This applies to the case where the UFORM bit in the UiC0 register = 0 (LSB first), the STPS bit in the UiMR register = 0 (1 stop bit) and the PRYE bit in the UiMR register = 1 (parity enabled). ST : Start bit P : Parity bit SP : Stop bit i = 0 to 2

Figure 17.23 TXD and RXD I/O Polarity Inverse

17.1.2.6 CTS/RTS Function

When the $\overline{\text{CTS}}$ function is used transmit operation start when "L" is applied to the $\overline{\text{CTSi}/\text{RTSi}}$ (i=0 to 2) pin. Transmit operation begins when the $\overline{\text{CTSi}/\text{RTSi}}$ pin is held "L". If the "L" signal is switched to "H" during a transmit operation, the operation stops before the next data.

When the $\overline{\text{RTS}}$ function is used, the $\overline{\text{CTSi}/\text{RTSi}}$ pin outputs on "L" signal when the microcomputer is ready to receive. The output level becomes "H" on the first falling edge of the CLKi pin.

• CRD bit in UiC0 register = 1 (disable $\overline{\text{CTS}}/\overline{\text{RTS}}$ function of UART0)

CTSi/RTSi pin is programmable I/O function

- CRD bit = 0, CRS bit = 0 ($\overline{\text{CTS}}$ function is selected)
- CTSi/RTSi pin is CTS function
- CRD bit = 0, CRS bit = 1 ($\overline{\text{RTS}}$ function is selected) $\overline{\text{CT}}$
- ted) $\overline{\text{CTSi}/\text{RTSi}}$ pin is $\overline{\text{RTS}}$ function

17.1.2.7 CTS/RTS Separate Function (UART0)

This function separates $\overline{\text{CTS0}/\text{RTS0}}$, outputs $\overline{\text{RTS0}}$ from the P6_0 pin, and accepts as input the $\overline{\text{CTS0}}$ from the P6_4 pin. To use this function, set the register bits as shown below.

- CRD bit in U0C0 register = 0 (enable $\overline{\text{CTS}}/\overline{\text{RTS}}$ of UART0)
- CRS bit in U0C0 register = 1 (output $\overline{\text{RTS}}$ of UART0)
- CRD bit in U1C0 register = 0 (enable $\overline{\text{CTS}}/\overline{\text{RTS}}$ of UART1)
- CRS bit in U1C0 register = 0 (input $\overline{\text{CTS}}$ of UART1)
- RCSP bit in UCON register = 1 (inputs $\overline{\text{CTS0}}$ from the P6_4 pin)
- CLKMD1 bit in UCON register = 0 (CLKS1 not used)

Note that when using the $\overline{\text{CTS}/\text{RTS}}$ separate function, $\overline{\text{CTS}/\text{RTS}}$ of UART1 separate function cannot be used.




Figure 17.24 CTS/RTS Separate Function

17.1.3 Special Mode 1 (I²C mode)

I²C mode is provided for use as a simplified I²C interface compatible mode. Table 17.10 lists the specifications of the I²C mode. Table 17.11 to 17.12 lists the registers used in the I²C mode and the register values set. Table 13.13 lists the I²C Mode Functions. Figure 17.25 shows the block diagram for I²C mode. Figure 17.26 shows Transfer to UiRB Register and Interrupt Timing.

As shown in Table 17.13, the microcomputer is placed in I²C mode by setting the SMD2 to SMD0 bits to "010b" and the IICM bit to "1". Because SDAi transmit output has a delay circuit attached, SDAi output does not change state until SCLi goes low and remains stably low.

Item	Specification
Transfer Data Format	Transfer data length: 8 bits
Transfer Clock	 During master CKDIR bit in the UiMR (i=0 to 2) register = 0 (internal clock) : fj/ (2(n+1)) fj = f1SIO, f2SIO, f8SIO, f32SIO n: Setting value of UiBRG register 00h to FFh During slave CKDIR bit = 1 (external clock) : Input from SCLi pin
Transmission Start	Before transmission can start, met the following requirements ⁽¹⁾
Condition	 The TE bit in the UiC1 register= 1 (transmission enabled) The TI bit in the UiC1 register = 0 (data present in UiTB register)
Reception Start Condition	 Before reception can start, met the following requirements ⁽¹⁾ The RE bit in UiC1 register= 1 (reception enabled) The TE bit in UiC1 register= 1 (transmission enabled) The TI bit in UiC1 register= 0 (data present in the UiTB register)
Interrupt Request	When start or stop condition is detected, acknowledge undetected, and acknowledge
Generation Timing	detected
Error Detection	Overrun error ⁽²⁾ This error occurs if the serial interface started receiving the next data before reading the UiRB register and received the 8th bit of the next data
Select Function	 Arbitration lost Timing at which the ABT bit in the UiRB register is updated can be selected SDAi digital delay No digital delay or a delay of 2 to 8 UiBRG count source clock cycles selectable Clock phase setting With or without clock delay selectable

Table 17.10 I²C Mode Specifications

NOTES:

1. When an external clock is selected, the conditions must be met while the external clock is in the high state.

2. If an overrun error occurs, the value of UiRB register will be indeterminate. The IR bit in the SiRIC register does not change.




Figure 17.25 I²C Mode Block Diagram

Register	Bit	Function		
		Master	Slave	
UiTB ⁽³⁾	0 to 7	Set transmission data	Set transmission data	
UiRB ⁽³⁾	0 to 7	Reception data can be read	Reception data can be read	
	8	ACK or NACK is set in this bit	ACK or NACK is set in this bit	
	ABT	Arbitration lost detection flag	Invalid	
	OER	Overrun error flag	Overrun error flag	
UiBRG	0 to 7	Set a bit rate	Invalid	
UiMR ⁽³⁾	SMD2 to SMD0	Set to "010b"	Set to "010b"	
	CKDIR	Set to "0"	Set to "1"	
	IOPOL	Set to "0"	Set to "0"	
UiC0	CLK1, CLK0	Select the count source for the UiBRG register	Invalid	
	CRS	Invalid because CRD = 1	Invalid because CRD = 1	
	TXEPT	Transmit buffer empty flag	Transmit buffer empty flag	
	CRD (4)	Set to "1"	Set to "1"	
	NCH	Set to "1" ⁽²⁾	Set to "1" ⁽²⁾	
	CKPOL	Set to "0"	Set to "0"	
	UFORM	Set to "1"	Set to "1"	
UiC1	TE	Set this bit to "1" to enable transmission	Set this bit to "1" to enable transmission	
	TI	Transmit buffer empty flag	Transmit buffer empty flag	
	RE	Set this bit to "1" to enable reception	Set this bit to "1" to enable reception	
	RI	Reception complete flag	Reception complete flag	
	U2IRS (1)	Invalid	Invalid	
	U2RRM ⁽¹⁾ , UiLCH, UiERE	Set to "0"	Set to "0"	
UiSMR	IICM	Set to "1"	Set to "1"	
	ABC	Select the timing at which arbitration-lost is detected	Invalid	
	BBS	Bus busy flag	Bus busy flag	
	3 to 7	Set to "0"	Set to "0"	
UiSMR2	IICM2	See Table 17.13 I ² C Mode Functions	See Table 17.13 I ² C Mode Functions	
	CSC	Set this bit to "1" to enable clock synchronization	Set to "0"	
	SWC	Set this bit to "1" to have SCLi output fixed to "L" at the falling edge of the 9th bit of clock	Set this bit to "1" to have SCLi output fixed to "L" at the falling edge of the 9th bit of clock	
	ALS	Set this bit to "1" to have SDAi output stopped when arbitration-lost is detected	Set to "0"	
	STAC	Set to "0"	Set this bit to "1" to initialize UARTi at start condition detection	
	SWC2	Set this bit to "1" to have SCLi output forcibly pulled low	Set this bit to "1" to have SCLi output forcibly pulled low	
	SDHI	Set this bit to "1" to disable SDAi output	Set this bit to "1" to disable SDAi output	
	7	Set to "0"	Set to "0"	

Table 17.11	Registers to Be Used and Se	ettings in I ² C Mode (1)
-------------	-----------------------------	--------------------------------------

NOTES:

- 1. Set the bit 4 and bit 5 in the U0C1 and U1C1 register to "0". The U0IRS, U1IRS, U0RRM and U1RRM bits are in the UCON register.
- 2. TXD2 pin is N channel open-drain output. No NCH bit in the U2C0 register is assigned. When write, set to "0".
- 3. Not all register bits are described above. Set those bits to "0" when writing to the registers in I²C mode.
- 4. When using UART1 in I²C mode and enabling the CTS/RTS separate function of UART0, set the CRD bit in the U1C0 register to "0" (CTS/RTS enable) and the CRS bit to "0" (CTS input).

i=0 to 2

Register	Bit	Function		
		Master	Slave	
UiSMR3	0, 2, 4 and NODC	Set to "0"	Set to "0"	
	СКРН	See Table 17.13 I ² C Mode Functions	See Table 17.13 I ² C Mode Functions	
	DL2 to DL0	Set the amount of SDAi digital delay	Set the amount of SDAi digital delay	
UiSMR4	STAREQ	Set this bit to "1" to generate start condition	Set to "0"	
	RSTAREQ	Set this bit to "1" to generate restart condition	Set to "0"	
	STPREQ	Set this bit to "1" to generate stop condition	Set to "0"	
	STSPSEL	Set this bit to "1" to output each condition	Set to "0"	
	ACKD	Select ACK or NACK	Select ACK or NACK	
	ACKC	Set this bit to "1" to output ACK data	Set this bit to "1" to output ACK data	
	SCLHI	Set this bit to "1" to have SCLi output stopped when stop condition is detected	Set to "0"	
	SWC9	Set to "0"	Set this bit to "1" to set the SCLi to "L" hold at the falling edge of the 9th bit of clock	
IFSR2A	IFSR26, ISFR27	Set to "1"	Set to "1"	
UCON	U0IRS, U1IRS	Invalid	Invalid	
	2 to 7	Set to "0"	Set to "0"	

 Table 17.12
 Registers to Be Used and Settings in I²C Mode (2)

i=0 to 2

Function					
	Mode (SMD2 to SMD0 = 001b, IICM = 0)	, IICM2 = 0 (NACK/ACK interrupt)		IICM2 = 1 (UART transmit/receive interrupt)	
		CKPH = 0 (No clock delay)	CKPH = 1 (Clock delay)	CKPH = 0 (No clock delay)	CKPH = 1 (Clock delay)
Factor of Interrupt Number 6, 7 and 10 ^(1, 5, 7)	_	Start condition dete (See Table 17.14 S			·
Factor of Interrupt Number 15, 17 and 19 ^(1, 6)	UARTi transmission Transmission started or completed (selected by UiIRS)	No acknowledgmer detection (NACK) Rising edge of SCL		UARTi transmission Rising edge of SCLi 9th bit	UARTi transmission Falling edge of SCLi next to the 9th bit
Factor of Interrupt Number 16, 18 and 20 ^(1, 6)	UARTi reception When 8th bit received CKPOL = 0 (rising edge) CKPOL = 1 (falling edge)	Acknowledgment detection (ACK)		UARTi reception Falling edge of SCLi 9th bit	
Timing for Transferring Data From the UART Reception Shift Register to the UiRB Register	CKPOL = 0 (rising edge) CKPOL = 1 (falling edge)			Falling edge of SCLi 9th bit	Falling and rising edges of SCLi 9th bit
UARTi Transmission Output Delay	Not delayed	Delayed			
Functions of P6_3, P6_7 and P7_0 Pins	TXDi output	SDAi input/output			
Functions of P6_2, P6_6 and P7_1 Pins	RXDi input	SCLi input/output			
Functions of P6_1, P6_5 and P7_2 Pins	CLKi input or output selected	- (Cannot be used in I ² C mode)			
Noise Filter Width	15ns	200ns			
Read RXDi and SCLi Pin Levels	Possible when the corresponding port direction bit = 0	Always possible no	matter how the co	rresponding port direc	tion bit is set
Initial Value of TXDi and SDAi Outputs	CKPOL = 0 (H) CKPOL = 1 (L)	The value set in the	e port register befo	re setting I ² C mode ⁽²⁾	
Initial and End Values of SCLi	-	Н	L	Н	L
DMA1 Factor ⁽⁶⁾	UARTi reception	Acknowledgment detection (ACK) UARTi reception Falling edge of SCLi 9th bit		9th bit	
Store Received Data	1st to 8th bits of the received data are stored into bits 7 to 0 in the UiRB register	ta 1st to 8th bits of the received data are stored into bits 7 to 0 in the UiRB register stored into bits 7 to 0 in the UiRB register stored into bits 6 to 0 in the UiRB register stored into bits 8 in the UiR		in the UiRB register.	
					1st to 8th bits are stored into bits 7 to 0 in the UiRB register ⁽³⁾
Read Received Data	The UiRB register status is read				Bits 6 to 0 in the UiRB register ⁽⁴⁾ are read as bits 7 to 1. Bit 8 in the UiRB register is read as bit 0.

NOTES:

1. If the source or factor of any interrupt is changed, the IR bit in the interrupt control register for the changed interrupt may inadvertently be set to "1" (interrupt requested). (Refer to **24.7 Interrupt**)


If one of the bits shown below is changed, the interrupt source, the interrupt timing, etc. change. Therefore, always be sure to clear the IR bit to "0" (interrupt not requested) after changing those bits.

SMD2 to SMD0 bits in the UiMR register, IICM bit in the UiSMR register, IICM2 bit in the UiSMR2 register, CKPH bit in the UiSMR3 register

- 2. Set the initial value of SDAi output while the SMD2 to SMD0 bits in the UiMR register = 000b (serial interface disabled).
- 3. Second data transfer to UiRB register (Rising edge of SCLi 9th bit)
- 4. First data transfer to UiRB register (Falling edge of SCLi 9th bit)
- 5. See Figure 17.28 STSPSEL Bit Functions.
- 6. See Figure 17.26 Transfer to UiRB Register and Interrupt Timing.
- 7. When using UART0, be sure to set the IFSR26 bit in the IFSR2A register to "1" (factor of interrupt: UART0 bus collision).

When using UART1, be sure to set the IFSR27 bit to "1" (factor of interrupt: UART1 bus collision).

i = 0 to 2



17.1.3.1 Detection of Start and Stop Condition

Whether a start or a stop condition has been detected is determined.

A start condition-detected interrupt request is generated when the SDAi pin changes state from high to low while the SCLi pin is in the high state. A stop condition-detected interrupt request is generated when the SDAi pin changes state from low to high while the SCLi pin is in the high state.

Because the start and stop condition-detected interrupts share the interrupt control register and vector, check the BBS bit in the UiSMR register to determine which interrupt source is requesting the interrupt.




Figure 17.27 Detection of Start and Stop Condition

17.1.3.2 Output of Start and Stop Condition

A start condition is generated by setting the STAREQ bit in the UiSMR4 register (i = 0 to 2) to "1" (start). A restart condition is generated by setting the RSTAREQ bit in the UiSMR4 register to "1" (start). A stop condition is generated by setting the STPREQ bit in the UiSMR4 register to "1" (start). The output procedure is described below.

- (1) Set the STAREQ bit, RSTAREQ bit or STPREQ bit to "1" (start).
- (2) Set the STSPSEL bit in the UiSMR4 register to "1" (output).

The function of the STSPSEL bit is shown in Table 17.14 and Figure 17.28.

Function	STSPSEL = 0	STSPSEL = 1
Output of SCLi and SDAi Pins	Output of transfer clock and data Output of start/stop condition is accomplished by a program using ports (not automatically generated in hardware)	Output of a start/stop condition according to the STAREQ, RSTAREQ and STPREQ bit
Start/Stop Condition Interrupt Request Generation Timing	Start/stop condition detection	Finish generating start/stop condition

Table 17.14 STSPSEL Bit Functions




Figure 17.28 STSPSEL Bit Functions

17.1.3.3 Arbitration

Unmatching of the transmit data and SDAi pin input data is checked synchronously with the rising edge of SCLi. Use the ABC bit in the UiSMR register to select the timing at which the ABT bit in the UiRB register is updated. If the ABC bit = 0 (updated bitwise), the ABT bit is set to "1" at the same time unmatching is detected during check, and is cleared to "0" when not detected. In cases when the ABC bit is set to "1", if unmatching is detected even once during check, the ABT bit is set to "1" (unmatching detected) at the falling edge of the clock pulse of 9th bit. If the ABT bit needs to be updated bytewise, clear the ABT bit to "0" (undetected) after detecting acknowledge in the first byte, before transferring the next byte.

Setting the ALS bit in the UiSMR2 register to "1" (SDA output stop enabled) factors arbitration-lost to occur, in which case the SDAi pin is placed in the high-impedance state at the same time the ABT bit is set to "1" (unmatching detected).

17.1.3.4 Transfer Clock

Data is transmitted/received using a transfer clock like the one shown in Figure 17.26 Transfer to UiRB Register and Interrupt Timing.

The CSC bit in the UiSMR2 register is used to synchronize the internally generated clock (internal SCLi) and an external clock supplied to the SCLi pin. In cases when the CSC bit is set to "1" (clock synchronization enabled), if a falling edge on the SCLi pin is detected while the internal SCLi is high, the internal SCLi goes low, at which time the value of the UiBRG register is reloaded with and starts counting in the low-level interval. If the internal SCLi changes state from low to high while the SCLi pin is low, counting stops, and when the SCLi pin goes high, counting restarts.

In this way, the UARTi transfer clock is comprised of the logical product of the internal SCLi and SCLi pin signal. The transfer clock works from a half period before the falling edge of the internal SCLi 1st bit to the rising edge of the 9th bit. To use this function, select an internal clock for the transfer clock.

The SWC bit in the UiSMR2 register allows to select whether the SCLi pin should be fixed to or freed from low-level output at the falling edge of the 9th clock pulse.

If the SCLHI bit in the UiSMR4 register is set to "1" (enabled), SCLi output is turned off (placed in the highimpedance state) when a stop condition is detected.

Setting the SWC2 bit in the UiSMR2 register = 1 (0 output) makes it possible to forcibly output a low-level signal from the SCLi pin even while sending or receiving data. Clearing the SWC2 bit to "0" (transfer clock) allows the transfer clock to be output from or supplied to the SCLi pin, instead of outputting a low-level signal. If the SWC9 bit in the UiSMR4 register is set to "1" (SCL hold low enabled) when the CKPH bit in the UiSMR3 register = 1, the SCLi pin is fixed to low-level output at the falling edge of the clock pulse next to the 9th. Setting the SWC9 bit = 0 (SCL hold low disabled) frees the SCLi pin from low-level output.

17.1.3.5 SDA Output

The data written to the UiTB register bit 7 to bit 0 (D7 to D0) is sequentially output beginning with D7. The 9th bit (D8) is ACK or NACK.

The initial value of SDAi transmit output can only be set when IICM = 1 (I^2C mode) and the SMD2 to SMD0 bits in the UiMR register = 000b (Serial interface disabled).

The DL2 to DL0 bits in the UiSMR3 register allow to add no delays or a delay of 2 to 8 UiBRG count source clock cycles to SDAi output.

Setting the SDHI bit in the UiSMR2 register = 1 (SDA output disabled) forcibly places the SDAi pin in the high-impedance state. Do not write to the SDHI bit synchronously with the rising edge of the UARTi transfer clock. This is because the ABT bit may inadvertently be set to "1" (detected).

17.1.3.6 SDA Input

When the IICM2 bit = 0, the 1st to 8th bits (D7 to D0) of received data are stored in the UiRB register bit 7 to bit 0. The 9th bit (D8) is ACK or NACK.

When the IICM2 bit = 1, the 1st to 7th bits (D7 to D1) of received data are stored in the UiRB register bit 6 to bit 0 and the 8th bit (D0) is stored in the UiRB register bit 8. Even when the IICM2 bit = 1, providing the CKPH bit = 1, the same data as when the IICM2 bit = 0 can be read out by reading the UiRB register after the rising edge of the corresponding clock pulse of 9th bit.

17.1.3.7 ACK and NACK

If the STSPSEL bit in the UiSMR4 register is set to "0" (start and stop conditions not generated) and the ACKC bit in the UiSMR4 register is set to "1" (ACK data output), the value of the ACKD bit in the UiSMR4 register is output from the SDAi pin.

If the IICM2 bit = 0, a NACK interrupt request is generated if the SDAi pin remains high at the rising edge of the 9th bit of transmit clock pulse. An ACK interrupt request is generated if the SDAi pin is low at the rising edge of the 9th bit of transmit clock pulse.

If ACKi is selected for the factor of DMA1 request, a DMA transfer can be activated by detection of an acknowledge.

17.1.3.8 Initialization of Transmission/Reception

If a start condition is detected while the STAC bit = 1 (UARTi initialization enabled), the serial interface operates as described below.

- The transmit shift register is initialized, and the content of the UiTB register is transferred to the transmit shift register. In this way, the serial interface starts sending data synchronously with the next clock pulse applied. However, the UARTi output value does not change state and remains the same as when a start condition was detected until the first bit of data is output synchronously with the input clock.
- The receive shift register is initialized, and the serial interface starts receiving data synchronously with the next clock pulse applied.
- The SWC bit is set to "1" (SCL wait output enabled). Consequently, the SCLi pin is pulled low at the falling edge of the 9th clock pulse.

Note that when UARTi transmission/reception is started using this function, the TI does not change state. Note also that when using this function, the selected transfer clock should be an external clock.

17.1.4 Special Mode 2

Multiple slaves can be serially communicated from one master. Transfer clock polarity and phase are selectable. Table 17.15 lists the Special Mode 2 Specifications. Table 17.16 lists the Registers to Be Used and Settings in Special Mode 2. Figure 17.29 shows Serial Bus Communication Control Example (UART2).

Table 17.15	Special Mode 2 Specifications
-------------	-------------------------------

Item	Specification	
Transfer Data Format	Transfer data length: 8 bits	
Transfer Clock	 Master mode CKDIR bit in UiMR(i=0 to 2) register = 0 (internal clock) : fj/ (2(n+1)) fj = f1SIO, f2SIO, f8SIO, f32SIO n: Setting value of UiBRG register 00h to FFh Slave mode CKDIR bit = 1 (external clock selected) : Input from CLKi pin 	
Transmit/Receive Control	Controlled by input/output ports	
Transmission Start Condition	 Before transmission can start, meet the following requirements ⁽¹⁾ The TE bit in UiC1 register= 1 (transmission enabled) The TI bit in UiC1 register = 0 (data present in UiTB register) 	
Reception Start Condition	 Before reception can start, meet the following requirements ⁽¹⁾ The RE bit in UiC1 register= 1 (reception enabled) The TE bit in UiC1 register= 1 (transmission enabled) The TI bit in UiC1 register= 0 (data present in the UiTB register) 	
Interrupt Request Generation Timing	 For transmission, one of the following conditions can be selected The UiIRS bit in UiC1 register = 0 (transmit buffer empty): when transferring data from the UiTB register to the UARTi transmit register (at start of transmission) The UiIRS bit =1 (transfer completed): when the serial interface finished sending data from the UARTi transmit register For reception When transferring data from the UARTi receive register to the UiRB register (at completion) 	
Error Detection	Overrun error ⁽²⁾ This error occurs if the serial interface started receiving the next data before reading the UiRB register and received the 7th bit of the next data	
Select Function	Clock phase setting Selectable from four combinations of transfer clock polarities and phases	

NOTES:

 When an external clock is selected, the conditions must be met while if the CKPOL bit in the UiC0 register = 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in the high state; if the CKPOL bit = 1 (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the low state.

2. If an overrun error occurs, the value of UiRB register will be indeterminate. The IR bit in the SiRIC register does not change.




Figure 17.29 Serial Bus Communication Control Example (UART2)

Register	Bit	Function
UiTB ⁽³⁾	0 to 7	Set transmission data
UiRB ⁽³⁾	0 to 7	Reception data can be read
	OER	Overrun error flag
UiBRG	0 to 7	Set a bit rate
UiMR ⁽³⁾	SMD2 to SMD0	Set to "001b"
	CKDIR	Set this bit to "0" for master mode or "1" for slave mode
	IOPOL	Set to "0"
UiC0	CLK1, CLK0	Select the count source for the UiBRG register
	CRS	Invalid because CRD = 1
	TXEPT	Transmit register empty flag
	CRD	Set to "1"
	NCH	Select TXDi pin output format ⁽²⁾
	CKPOL	Clock phases can be set in combination with the CKPH bit in the UiSMR3 register
	UFORM	Set to "0"
UiC1	TE	Set this bit to "1" to enable transmission
	TI	Transmit buffer empty flag
	RE	Set this bit to "1" to enable reception
	RI	Reception complete flag
	U2IRS (1)	Select UART2 transmit interrupt factor
	U2RRM ⁽¹⁾ , UiLCH, UiERE	Set to "0"
UiSMR	0 to 7	Set to "0"
UiSMR2	0 to 7	Set to "0"
UiSMR3	СКРН	Clock phases can be set in combination with the CKPOL bit in the UiC0 register
	NODC	Set to "0"
	0, 2, 4 to 7	Set to "0"
UiSMR4	0 to 7	Set to "0"
UCON	U0IRS, U1IRS	Select UART0 and UART1 transmit interrupt factor
	U0RRM, U1RRM	Set to "0"
	CLKMD0	Invalid because CLKMD1 = 0
	CLKMD1, RCSP, 7	Set to "0"

Table 17.16 Registers to Be Used and Settings in Special Mode 2

NOTES:

1. Set the bit 4 and bit 5 in the U0C0 and U1C1 register to "0". The U0IRS, U1IRS, U0RRM and U1RRM bits are in the UCON register.

2. TXD2 pin is N channel open-drain output. No NCH bit in the U2C0 register is assigned. When write, set to "0".

3. Not all register bits are described above. Set those bits to "0" when writing to the registers in Special Mode 2.

i = 0 to 2

17.1.4.1 Clock Phase Setting Function

One of four combinations of transfer clock phases and polarities can be selected using the CKPH bit in the UiSMR3 register and the CKPOL bit in the UiC0 register.

Make sure the transfer clock polarity and phase are the same for the master and salves to be communicated. Figure 17.30 shows the Transmission and Reception Timing in Master Mode (Internal Clock).

Figure 17.31 shows the Transmission and Reception Timing (CKPH=0) in Slave Mode (External Clock) while Figure 17.32 shows the Transmission and Reception Timing (CKPH=1) in Slave Mode (External Clock).





Figure 17.30 Transmission and Reception Timing in Master Mode (Internal Clock)






Figure 17.31 Transmission and Reception Timing (CKPH=0) in Slave Mode (External Clock)




Figure 17.32 Transmission and Reception Timing (CKPH=1) in Slave Mode (External Clock)

17.1.5 Special Mode 3 (IE mode)

In this mode, one bit of IEBus is approximated with one byte of UART mode waveform.

Table 17.17 lists the Registers to Be Used and Settings in IE Mode. Figure 17.33 shows the Bus Collision Detect Function-Related BitsBus Collision Detect Function-Related Bits.

If the TXDi pin (i = 0 to 2) output level and RXDi pin input level do not match, a UARTi bus collision detect interrupt request is generated.

Use the IFSR26 and IFSR27 bits in the IFSR2A register to enable the UART0/UART1 bus collision detect function.

Register	Bit	Function
UiTB	0 to 8	Set transmission data
UiRB ⁽³⁾	0 to 8	Reception data can be read
	OER, FER, PER, SUM	Error flag
UiBRG	0 to 7	Set a bit rate
UiMR	SMD2 to SMD0	Set to "110b"
	CKDIR	Select the internal clock or external clock
	STPS	Set to "0"
	PRY	Invalid because PRYE=0
	PRYE	Set to "0"
	IOPOL	Select the TXD/RXD input/output polarity
UiC0	CLK1, CLK0	Select the count source for the UiBRG register
	CRS	Invalid because CRD=1
	TXEPT	Transmit register empty flag
	CRD	Set to "1"
	NCH	Select TXDi pin output mode ⁽²⁾
	CKPOL	Set to "0"
	UFORM	Set to "0"
UiC1	TE	Set this bit to "1" to enable transmission
	TI	Transmit buffer empty flag
	RE	Set this bit to "1" to enable reception
	RI	Reception complete flag
	U2IRS (1)	Select the source of UART2 transmit interrupt
	U2RRM ^{(1),} UiLCH, UiERE	Set to "0"
UiSMR	0 to 3, 7	Set to "0"
	ABSCS	Select the sampling timing at which to detect a bus collision
	ACSE	Set this bit to "1" to use the auto clear function of transmit enable bit
	SSS	Select the transmit start condition
UiSMR2	0 to 7	Set to "0"
UiSMR3	0 to 7	Set to "0"
UiSMR4	0 to 7	Set to "0"
IFSR2A	IFSR26, IFSR27	Set to "1"
UCON	U0IRS, U1IRS	Select the source of UART0/UART1 transmit interrupt
	U0RRM, U1RRM	Set to "0"
	CLKMD0	Invalid because CLKMD1 = 0
	CLKMD1, RCSP, 7	Set to "0"

Table 17.17 Registers to Be Used and Settings in IE Mode

NOTES:

- 1. Set the bit 4 and bit 5 in the U0C0 and U1C1 registers to "0". The U0IRS, U1IRS, U0RRM and U1RRM bits are in the UCON register.
- 2. TXD2 pin is N channel open-drain output. No NCH bit in the U2C0 register is assigned. When write, set to "0".

3. Not all register bits are described above. Set those bits to "0" when writing to the registers in IE mode.

i= 0 to 2

Transfer clock TXDi TXDi RXDi IR bit in UiBCNIC register ⁽¹⁾ TE bit in UiC1 register NOTES: 1. BCNIC register when UART2. 3) The SSS Bit in the UISMR Register (Transmit start condition select) If SSS bit = 0, the serial interface starts sending data one transfer clock cycle after the transmission enable condition is Transfer clock TXDi TE bit = 1, the serial interface starts sending data at the rising edge ⁽¹⁾ of RXDi CLKi TXDi RXDi RXDi TXDi TXDi TXDi TXDi TXDi Transmission enable condition is met Transmission enable condition is met Transmission enable condition is met TXDi TX		If ABSCS=0, bus collision is determined at the rising edge of the transfer clock
TXDi RXDi Timer Aj Timer Aj Timer Aj Timer A3 when UART0; Timer A4 when UART1; Timer A0 when UART2 2) The ACSE Bit in the UISMR Register (Auto clear of transmit enable bit) Transfer clock ST D0 D1 D2 D3 D4 D5 D6 D7 D8 SP TXDi RXDi IR bit in UIBCNIC register ⁽¹⁾ TE bit in UIBCNIC register ⁽¹⁾ TE bit in UIC1 register ⁽¹⁾ TE bit in UIC1 register ⁽¹⁾ TE bit in UIC1 register ⁽¹⁾ TSS bit = 0, the serial interface starts sending data one transfer clock cycle after the transmission enable condition is Transfer clock ST D0 D1 D2 D3 D4 D5 D6 D7 D8 SP (InternetWise) Robinstantically Clear when bux collision could R bit in UIBCNIC register ⁽¹⁾ TE bit in UIC1 register ⁽¹⁾ TE bit in UIC1 register serial interface starts sending data one transfer clock cycle after the transmission enable condition is Transfer clock ST D0 D1 D2 D3 D4 D5 06 D7 D8 SP TXDi Transmission enable condition is met If SSS bit = 0, the serial interface starts sending data at the rising edge ⁽¹⁾ of RXDi CLKi TXDi (NOTE 2) (NOTE	Transfer clock	
Timer Aj Timer Aj Timer Aj Timer A3 when UART0; Timer A4 when UART1; Timer A0 when UART2 2) The ACSE Bit in the UISMR Register (Auto clear of transmit enable bit) Transfer clock ST D0 D1 D2 D3 D4 D5 D6 D7 D8 SP TXDi RXDi IR bit in UIBCNIC register (1) TE bit in UIC1 register (2) NOTES: 1. BCNIC register when UART2. 3) The SSS Bit in the UISMR Register (Transmit start condition select) If SSS bit = 0, the serial interface starts sending data one transfer clock cycle after the transmission enable condition is met IT cansfer clock Transfer clock Transfer clock Transfer clock T bit in SSS bit = 1, the serial interface starts sending data and transfer clock cycle after the transmission enable condition is met If SSS bit = 1, the serial interface starts sending data and transfer clock cycle after the transmission enable condition is met If SSS bit = 1, the serial interface starts sending data and transfer clock cycle after the transmission enable condition is met If SSS bit = 1, the serial interface starts sending data at the rising edge ⁽¹⁾ of RXDi CLKi Transmission enable condition is met If SSS bit = 1, the serial interface starts sending data at the rising edge ⁽¹⁾ of RXDi CLKi TXDi (NOTE 2) RXDi (NOTE 2)	TXDi	
If ABSCS=1, bus collision is determined when timer A (one-shot timer mode) underflows. Timer A; Timer A3 when UART0; Timer A4 when UART1; Timer A0 when UART2 2) The ACSE Bit in the UISMR Register (Auto clear of transmit enable bit) Transfer clock ST D0 D1 D2 D3 D4 D5 D6 D7 D8 SP TXDi RXDi IR bit in UIBCNIC register ⁽¹⁾ TE bit in UIBCNIC register ⁽¹⁾ TE bit in UIBCNIC register ⁽¹⁾ TE bit in UIC1 register ⁽¹⁾ NOTES: 1. BCNIC register when UART2. 3) The SSS Bit in the UISMR Register (Transmit start condition select) If SSS bit = 0, the serial interface starts sending data one transfer clock cycle after the transmission enable condition is met If SSS bit = 1, the serial interface starts sending data at the rising edge ⁽¹⁾ of RXDI CLKi TXDi (NOTE 2) RXDi RXDi (NOTE 2) RXDi	RXDi	Trigger signal is applied to the TAjIN pin
Timer Aj: Timer A3 when UART0; Timer A4 when UART1; Timer A0 when UART2 2) The ACSE Bit in the UISMR Register (Auto clear of transmit enable bit) Transfer clock	Timer Aj	If ABSCS=1, bus collision is determined when timer
Transfer clock TXDi TXDi RXDi IR bit in UiBCNIC register ⁽¹⁾ TE bit in UiC1 register NOTES: 1. BCNIC register when UART2. 3) The SSS Bit in the UISMR Register (Transmit start condition select) If SSS bit = 0, the serial interface starts sending data one transfer clock cycle after the transmission enable condition is Transfer clock TXDi TE bit = 1, the serial interface starts sending data at the rising edge ⁽¹⁾ of RXDi CLKi TXDi RXDi RXDi TXDi TXDi TXDi TXDi TXDi Transmission enable condition is met Transmission enable condition is met Transmission enable condition is met TXDi TX	Timer Aj: Timer A3 wh	Aj (one-shot timer mode) underflows.
TXDi TXDi TXDi TXDi TXDi TXDi TE bit in UIBCNIC register ⁽¹⁾ TE bit in UIC1 register NOTES: 1. BCNIC register when UART2. 3) The SSS Bit in the UISMR Register (Transmit start condition select) If SSS bit = 0, the serial interface starts sending data one transfer clock cycle after the transmission enable condition is Transfer clock TXDi TE bit is uiterface starts sending data at the rising edge ⁽¹⁾ of RXDi CLKi TXDi T	2) The ACSE Bit in	the UiSMR Register (Auto clear of transmit enable bit)
TXDi RXDi IR bit in UiBCNIC register ⁽¹⁾ TE bit in UiC1 register NOTES: 1. BCNIC register when UART2. 3) The SSS Bit in the UISMR Register (Transmit start condition select) If SSS bit = 0, the serial interface starts sending data one transfer clock cycle after the transmission enable condition is Transfer clock TXDi TSS bit = 1, the serial interface starts sending data at the rising edge ⁽¹⁾ of RXDi CLKi TXDi (NOTE 2) RXDi RXDi	Transfer clock	ST D0 D1 D2 D3 D4 D5 D6 D7 D8 SP
IR bit in UiBCNIC register ⁽¹⁾ TE bit in UiC1 register NOTES : 1. BCNIC register when UART2. 3) The SSS Bit in the UISMR Register (Transmit start condition select) If SSS bit = 0, the serial interface starts sending data one transfer clock cycle after the transmission enable condition is Transfer clock TXDi Transmission enable condition is met If SSS bit = 1, the serial interface starts sending data at the rising edge ⁽¹⁾ of RXDi CLKi TXDi RXDi TXDi RXDi	TXDi	
register ⁽¹⁾ TE bit in UiC1 register NOTES: 1. BCNIC register when UART2. 3) The SSS Bit in the UiSMR Register (Transmit start condition select) If SSS bit = 0, the serial interface starts sending data one transfer clock cycle after the transmission enable condition is Transfer clock TXDi Transmission enable condition is met If SSS bit = 1, the serial interface starts sending data at the rising edge ⁽¹⁾ of RXDi CLKi TXDi TXDi TXDi RXDi (NOTE 2) (NOTE 2)	RXDi	
TE bit in UIC1 register NOTES: 1. BCNIC register when UART2. 3) The SSS Bit in the UISMR Register (Transmit start condition select) If SSS bit = 0, the serial interface starts sending data one transfer clock cycle after the transmission enable condition is Transfer clock TXDi TXDi CLKi (NOTE 2) RXDi TE bit in UIC1 (transmission disabled) when (transmission enable condition is transmission enable condition is met (transmission enable condition is met (NOTE 2) (NOTE 2) (NOTE 2) (NOTE 2) (transmission disabled) when (transmission disabled) when (transmission enable condition is transmission enable condition is met (transmission enable co		clear when bus collision occurs
1. BCNIC register when UART2. 3) The SSS Bit in the UiSMR Register (Transmit start condition select) If SSS bit = 0, the serial interface starts sending data one transfer clock cycle after the transmission enable condition is Transfer clock TXDi Transmission enable condition is met If SSS bit = 1, the serial interface starts sending data at the rising edge ⁽¹⁾ of RXDi CLKi TXDi (NOTE 2) RXDi		(transmission disabled) when the IR bit in the UiBCNIC register=
If SSS bit = 0, the serial interface starts sending data one transfer clock cycle after the transmission enable condition is Transfer clock $TXDi$		(dimacing delected).
Transfer clock TXDi TxDi Transmission enable condition is met If SSS bit = 1, the serial interface starts sending data at the rising edge ⁽¹⁾ of RXDi CLKi TXDi RXDi RXDi	NOTES :	
TXDi Txansmission enable condition is met If SSS bit = 1, the serial interface starts sending data at the rising edge ⁽¹⁾ of RXDi CLKi TXDi (NOTE 2) RXDi	NOTES : 1. BCNIC register v	when UART2.
Transmission enable condition is met If SSS bit = 1, the serial interface starts sending data at the rising edge ⁽¹⁾ of RXDi CLKi TXDi RXDi (NOTE 2)	NOTES : 1. BCNIC register v 3) The SSS Bit in th	when UART2.
If SSS bit = 1, the serial interface starts sending data at the rising edge ⁽¹⁾ of RXDi CLKi TXDi RXDi (NOTE 2)	NOTES : 1. BCNIC register v 3) The SSS Bit in the If SSS bit = 0, the	when UART2. e UiSMR Register (Transmit start condition select) serial interface starts sending data one transfer clock cycle after the transmission enable condition is m
CLKi TXDi RXDi	NOTES : 1. BCNIC register v 3) The SSS Bit in th If SSS bit = 0, the Transfer clock	when UART2. e UiSMR Register (Transmit start condition select) serial interface starts sending data one transfer clock cycle after the transmission enable condition is m
TXDi (NOTE 2) ST D0 D1 D2 D3 D4 D5 D6 D7 D8 SP RXDi	NOTES : 1. BCNIC register v 3) The SSS Bit in the If SSS bit = 0, the Transfer clock TXDi	when UART2. e UiSMR Register (Transmit start condition select) serial interface starts sending data one transfer clock cycle after the transmission enable condition is m
RXDi	NOTES : 1. BCNIC register v 3) The SSS Bit in the If SSS bit = 0, the Transfer clock TXDi Transn	when UART2. e UiSMR Register (Transmit start condition select) serial interface starts sending data one transfer clock cycle after the transmission enable condition is m $\begin{array}{c} \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$
	NOTES : 1. BCNIC register v 3) The SSS Bit in the If SSS bit = 0, the Transfer clock TXDi Transn If SSS bit = 1, the	when UART2. e UISMR Register (Transmit start condition select) serial interface starts sending data one transfer clock cycle after the transmission enable condition is m
	NOTES : 1. BCNIC register v 3) The SSS Bit in the If SSS bit = 0, the Transfer clock TXDi Transn If SSS bit = 1, the CLKi	when UART2. e UiSMR Register (Transmit start condition select) serial interface starts sending data one transfer clock cycle after the transmission enable condition is m $\begin{array}{c} & & \\ & & $
NOTES : 1. The falling edge of RXDi when IOPOL=0; the rising edge of RXDi when IOPOL =1. 2. The transmit condition must be met before the falling edge ⁽¹⁾ of RXD.	NOTES : 1. BCNIC register v 3) The SSS Bit in the If SSS bit = 0, the Transfer clock TXDi Transn If SSS bit = 1, the CLKi TXDi	when UART2. e UiSMR Register (Transmit start condition select) serial interface starts sending data one transfer clock cycle after the transmission enable condition is m $\begin{array}{c} & & \\ & & $

17.1.6 Special Mode 4 (SIM Mode) (UART2)

Based on UART mode, this is an SIM interface compatible mode. Direct and inverse formats can be implemented, and this mode allows to output a low from the TXD2 pin when a parity error is detected. Table 17.18 lists the SIM Mode Specifications. Table 17.19 lists the Registers to Be Used and Settings in SIM Mode.

Item	Specification
Transfer Data Format	Direct format Inverse format
Transfer Clock	 CKDIR bit in U2MR register = 0 (internal clock) : fi/ (16(n+1)) fi = f1SIO, f2SIO, f8SIO, f32SIO n: Setting value of U2BRG register 00h to FFh CKDIR bit = 1 (external clock) : fEXT/(16(n+1)) fEXT: Input from CLK2 pin n: Setting value of U2BRG register 00h to FFh
Transmission Start Condition	 Before transmission can start, meet the following requirements The TE bit in the U2C1 register = 1 (transmission enabled) The TI bit in the U2C1 register = 0 (data present in U2TB register)
Reception Start Condition	Before reception can start, meet the following requirements • The RE bit in the U2C1 register = 1 (reception enabled) • Start bit detection
Interrupt Request Generation Timing ⁽²⁾	 For transmission When the serial interface finished sending data from the U2TB transfer register (U2IRS bit =1) For reception When transferring data from the UART2 receive register to the U2RB register (at completion of reception)
Error Detection	 Overrun error ⁽¹⁾ This error occurs if the serial interface started receiving the next data before reading the U2RB register and received the bit one before the last stop bit of the next data Framing error ⁽³⁾ This error occurs when the number of stop bits set is not detected Parity error ⁽³⁾ During reception, if a parity error is detected, parity error signal is output from the TXD2 pin. During transmission, a parity error is detected by the level of input to the RXD2 pin when a transmission interrupt occurs Error sum flag This flag is set (= 1) when any of the overrun, framing, and parity errors is encountered

Table 17.18	SIM Mode Specifications
-------------	-------------------------

NOTES:

- 1. If an overrun error occurs, the value of U2RB register will be indeterminate. The IR bit in the S2RIC register does not change.
- A transmit interrupt request is generated by setting the U2IRS bit to "1" (transmission complete) and U2ERE bit to "1" (error signal output) in the U2C1 register after reset is deserted. Therefore, when using SIM mode, set the IR bit to "0" (no interrupt request) after setting these bits.
- 3. The timing at which the framing error flag and the parity error flag are set is detected when data is transferred from the UARTi receive register to the UiRB register.

Register	Bit	Function
U2TB ⁽¹⁾	0 to 7	Set transmission data
U2RB (1)	0 to 7	Reception data can be read
	OER,FER,PER,SUM	Error flag
U2BRG	0 to 7	Set a bit rate
U2MR	SMD2 to SMD0	Set to "101b"
	CKDIR	Select the internal clock or external clock
	STPS	Set to "0"
	PRY	Set this bit to "1" for direct format or "0" for inverse format
	PRYE	Set to "1"
	IOPOL	Set to "0"
U2C0	CLK1, CLK0	Select the count source for the U2BRG register
	CRS	Invalid because CRD = 1
	TXEPT	Transmit register empty flag
	CRD	Set to "1"
	NCH	Set to "0"
	CKPOL	Set to "0"
	UFORM	Set this bit to "0" for direct format or "1" for inverse format
U2C1	TE	Set this bit to "1" to enable transmission
	ТІ	Transmit buffer empty flag
	RE	Set this bit to "1" to enable reception
	RI	Reception complete flag
	U2IRS	Set to "1"
	U2RRM	Set to "0"
	U2LCH	Set this bit to "0" for direct format or "1" for inverse format
	U2ERE	Set to "1"
U2SMR (1)	0 to 3	Set to "0"
U2SMR2	0 to 7	Set to "0"
U2SMR3	0 to 7	Set to "0"
U2SMR4	0 to 7	Set to "0"

Table 17.19 Registers to Be Used and Settings in SIM Mode

NOTES:

1. Not all register bits are described above. Set those bits to "0" when writing to the registers in SIM mode.





Figure 17.34 Transmit and Receive Timing in SIM Mode





17.1.6.1 Parity Error Signal Output

The parity error signal is enabled by setting the U2ERE bit in the U2C1 register to "1". The parity error signal is output when a parity error is detected while receiving data. This is achieved by pulling the TXD2 output low with the timing shown in Figure 17.36. If the R2RB register is read while outputting a parity error signal, the PER bit is cleared to "0" and at the same time the TXD2 output is returned high. When transmitting, a transmission-finished interrupt request is generated at the falling edge of the transfer clock pulse that immediately follows the stop bit. Therefore, whether a parity signal has been returned can be determined by reading the port that shares the RXD2 pin in a transmission-finished interrupt routine.

Transfer clock		
RXD2	"H"	SP
TXD2	"H" (NOTE 1) "L"	\
IR bit in U2C1 register	"1" "0" —————————————————————	
This timing di implemented.		ST : Start bit P : Even Parity
	tput of microcomputer is in the high-impedance state up externally).	SP : Stop bit

Figure 17.36 Parity Error Signal Output Timing

17.1.6.2 Format

When direct format, set the PRYE bit in the U2MR register to "1", the PRY bit to "1", the UFORM bit in the U2C0 register to "0" and the U2LCH bit in the U2C1 register to "0". When data are transmitted, data set in the U2TB register are transmitted with the even-numbered parity, starting from D0. When data are received, received data are stored in the U2RB register, starting from D0. The even-numbered parity determines whether a parity error occurs.

When inverse format, set the PRYE bit to "1", the PRY bit to "0", the UFORM bit to "1" and the U2LCH bit to "1". When data are transmitted, values set in the U2TB register are logically inversed and are transmitted with the odd-numbered parity, starting from D7. When data are received, received data are logically inversed to be stored in the U2RB register, starting from D7. The odd-numbered parity determines whether a parity error occurs.




Figure 17.37 SIM Interface Format

17.2 SI/O3 and SI/O4

Note

The M16C/62P (80-pin version) and M16C/62PT (80-pin version) do not include SIN3 pin of SI/O3. SI/O3 is only for transmission. Reception is impossible.

SI/O3 and SI/O4 are exclusive clock-synchronous serial I/Os.

Figure 17.38 shows the SI/O3 and SI/O4 Block Diagram, and Figure 17.39 to Figure 17.40 show the SI/O3 and SI/O4-related registers.

Table 17.20 shows the SI/O3 and SI/O4 Specifications.




Figure 17.38 SI/O3 and SI/O4 Block Diagram

57 b6 b5	5 b4 b3 b	2 b1 b0				
			Sym		After Reset	
			S3	-	0100000b	
			S4	•	0100000b	
			Bit Symbol	Bit Name	Function	RW
			SMiO	Internal Synchronous Clock Select Bit ⁽⁶⁾	b1 b0 0 0 : Selecting f1SIO or f2SIO ⁽⁵⁾ 0 1 : Selecting f8SIO	RW
			SMi1		1 0 : Selecting f32SlO 1 1 : Do not set to this value	RW
			SMi2	SOUTi Output Disable Bit ⁽⁴⁾	0 : SOUTi output 1 : SOUTi output disable (High-Impedance)	RW
			SMi3	S I/Oi Port Select Bit	0 : Input/output port 1 : SOUTi output, CLKi function	RW
			SMi4	CLK Polarity Select Bit	 0 : Transmit data is output at falling edge of transfer clock and receive data is input at rising edge 1 : Transmit data is output at rising edge of transfer clock and receive data is input at falling edge 	RW
			SMi5	Transfer Direction Select Bit	0 : LSB first 1 : MSB first	RW
			SMi6	Synchronous Clock Select Bit	0 : External clock ⁽²⁾ 1 : Internal clock ⁽³⁾	RW
			SMi7	SOUTi Initial Value Set Bit	Effective w hen SMi3 = 0 0 : "L" output 1 : "H" output	RW

NOTES :

1. Make sure this register is written to by the next instruction after setting the PRC2 bit in the PRCR register to "1" (write enable).

2. Set the SMi3 bit to "1" and the corresponding port direction bit to "0" (input mode).

3. Set the SMi3 bit to "1" (SOUTi output, CLKi function).

4. When the SMI2 bit is set to "1," the target pin goes to a high-impedance state regardless of which function of the pin is being used.

- 5. Selected by PCLK1 bit in the PCLKR register.
- 6. When changing the SMI1 to SMI0 bits, set the SiBRG register.

Figure 17.39 SiC Register




Figure 17.40 SiBRG and SiTRR Registers

Item	Specification
Transfer Data Format	Transfer data length: 8 bits
Transfer Clock	 SMi6 bit in SiC (i=3, 4) register = 1 (internal clock) : fj/ (2(n+1))
	fj = f1SIO, f8SIO, f32SIO. n = Setting value of SiBRG register 00h to FFh.
	 SMi6 bit = 0 (external clock) : Input from CLKi pin ⁽¹⁾
Transmission/Reception	 Before transmission/reception can start, meet the following requirements
Start Condition	Write transmit data to the SiTRR register ^(2, 3)
Interrupt Request	• When SMi4 bit in SiC register = 0
Generation Timing	The rising edge of the last transfer clock pulse ⁽⁴⁾
	When SMi4 = 1
	The falling edge of the last transfer clock pulse ⁽⁴⁾
CLKi Pin Function	I/O port, transfer clock input, transfer clock output
SOUTi Pin Function	I/O port, transmit data output, high-impedance
SINi Pin Function	I/O port, receive data input
Select Function	LSB first or MSB first selection
	Whether to start sending/receiving data beginning with bit 0 or beginning with bit 7 can be selected
	 Function for setting an SOUTi initial value set function
	When the SMi6 bit in the SiC register = 0 (external clock), the SOUTi pin output level while not transmitting can be selected.
	CLK polarity selection
	Whether transmit data is output/input timing at the rising edge or falling edge of transfer clock can be selected.


Table 17.20 SI/O3 and SI/O4 Specifications


NOTES:

- 1. To set SMi6 bit to "0" (external clock), follow the procedure described below.
 - If the SMi4 bit = 0, write transmit data to the SiTRR register while input on the CLKi pin is high. The same applies when rewriting the SMi7 bit in the SiC register.
 - If the SMi4 bit = 1, write transmit data to the SiTRR register while input on the CLKi pin is low. The same applies when rewriting the SMi7 bit.
 - Because shift operation continues as long as the transfer clock is supplied to the SI/Oi circuit, stop the transfer clock after supplying eight pulses. If the SMi6 bit = 1 (internal clock), the transfer clock automatically stops.
- 2. Unlike UART0 to UART2, SI/Oi (i = 3 to 4) is not separated between the transfer register and buffer. Therefore, do not write the next transmit data to the SiTRR register during transmission.
- 3. When SMi6 bit = 1 (internal clock), SOUTi retains the last data for a 1/2 transfer clock period after completion of transfer and, thereafter, goes to a high-impedance state. However, if transmit data is written to the SiTRR register during this period, SOUTi immediately goes to a high-impedance state, with the data hold time thereby reduced.
- 4. When the SMi6 bit = 1 (internal clock), the transfer clock stops in the high state if the SMi4 bit = 0, or stops in the low state if the SMi4 bit = 1.

17.2.1 SI/Oi Operation Timing

Figure 17.41 shows the SI/Oi Operation Timing.





17.2.2 CLK Polarity Selection

The SMi4 bit in the SiC register allows selection of the polarity of the transfer clock. Figure 17.42 shows the Polarity of Transfer Clock.

(1) When the SMi4 bit in the SiC register = 0	
	(NOTE 2)
SOUTI <u>D0 D1 D2 D3 D4 D5 D6 D7</u>	
SINi D0 \ D1 \ D2 \ D3 \ D4 \ D5 \ D6 \ D7	
(2) When the SMi4 bit = 1	
	(NOTE 3)
SOUTI DO DI D2 D3 D4 D5 D6 D7	
SINi D0 \ D1 \ D2 \ D3 \ D4 \ D5 \ D6 \ D7	
i=3 and 4	
 NOTES: 1. This diagram applies to the case where the SiC register bits are set SMi5=0 (LSB first) and SMi6=1 (internal clock) 2. When the SMi6 bit=1 (internal clock), a high level is output from the pin if not transferring data. 3. When the SMi6 bit=1 (internal clock), a low level is output from the pin if not transferring data. 	e CLKi

Figure 17.42 Polarity of Transfer Clock

17.2.3 Functions for Setting an Souti Initial Value

If the SMi6 bit in the SiC register = 0 (external clock), the SOUTi pin output can be fixed high or low when not transferring. However, the last bit value of the former data is retained between data and data when transmitting the continuous data. Figure 17.43 shows the timing chart for setting an SOUTi initial value and how to set it.




Figure 17.43 SOUTi's Initial Value Setting

18. A/D Converter

The microcomputer contains one A/D converter circuit based on 10-bit successive approximation method configured with a capacitive-coupling amplifier. The analog inputs share the pins with P10_0 to P10_7, P9_5, P9_6, and P0_0 to P0_7, and P2_0 to P2_7. Similarly, ADTRG input shares the pin with P9_7. Therefore, when using these inputs, make sure the corresponding port direction bits are set to "0" (= input mode).

When not using the A/D converter, set the VCUT bit to "0" (= Vref unconnected), so that no current will flow from the VREF pin into the resistor ladder, helping to reduce the power consumption of the chip.

The A/D conversion result is stored in the ADi register bits for ANi, ANO_i, and AN2_i pins (i = 0 to 7).

Table 18.1 shows the Performance of A/D Converter. Figure 18.1 shows the A/D Converter Block Diagram, and Figures 18.2 and 18.3 show the A/D converter-related registers.

Item	Performance
Method of A/D Conversion	Successive approximation (capacitive coupling amplifier)
Analog input Voltage (1)	0V to AVCC (VCC1)
Operating clock ϕ AD ⁽²⁾	fAD/divide-by-2 of fAD/divide-by-3 of fAD/divide-by-4 of fAD/divide-by-6 of fAD/divide-by-12 of fAD
Resolution	8-bit or 10-bit (selectable)
Integral Nonlinearity Error	 When AVCC = VREF = 5V With 8-bit resolution: ±2LSB With 10-bit resolution AN0 to AN7 input, AN0_0 to AN0_7 input and AN2_0 to AN2_7 input : 3LSB ANEX0 and ANEX1 input (including mode in which external Op-Amp is connected) : ±7LSB When AVCC = VREF = 3.3V With 8-bit resolution: ±2LSB With 10-bit resolution AN0 to AN7 input, AN0_0 to AN0_7 input and AN2_0 to AN2_7 input : ±5LSB ANEX0 and ANEX1 input (including mode in which external Op-Amp is connected) : ±7LSB
Operating Modes	One-shot mode, repeat mode, single sweep mode, repeat sweep mode 0, and repeat sweep mode 1
Analog Input Pins ⁽³⁾	8 pins (AN0 to AN7) + 2 pins (ANEX0 and ANEX1) + 8 pins (AN0_0 to AN0_7) + 8 pins (AN2_0 to AN2_7)
A/D Conversion Start Condition	 Software trigger The ADST bit in the ADCON0 register is set to "1" (A/D conversion starts) External trigger (retriggerable) Input on the ADTRG pin changes state from high to low after the ADST bit is set to "1" (A/D conversion starts)
Conversion Speed	 Without sample and hold function 8-bit resolution: 49 \u03c6AD cycles, 10-bit resolution: 59 \u03c6AD cycles With sample and hold function 8-bit resolution: 28 \u03c6AD cycles, 10-bit resolution: 33 \u03c6AD cycles


Table 18.1 Performance of A/D Converter

NOTES:


- 1. Does not depend on use of sample and hold function.
- \$\phiAD\$ frequency must be 12 MHz or less. And divide the fAD if VCC1 is less than 4.0V, and \$\phiAD\$ frequency into 10 MHz or less.
 - When sample & hold is disabled, ϕAD frequency must be 250kHz or more.


When sample & hold is enabled, ϕAD frequency must be 1MHz or more.

3. If VCC2 < VCC1, do not use AN0_0 to AN0_7 and AN2_0 to AN2_7 as analog input pins.









A/D C	ontrol Regist	ter 2 ⁽¹⁾					
	b5 b4 b3 b2 b1 b0						
		Symbol ADCON2				After Reset 00h	
			Bit Name		Function		
		Bit Symbol					RW
	╎╎╎╎└	SMP	A/D Conversion Method Select Bit		0 : Without sa 1 : With samp		RW
		ADGSEL0			^{b2 b1} 0 0 : Port P10 0 1 : Do not s	group is selected et	RW
		ADGSEL1			1 0 : Port P0 group is selected ⁽²⁾ 1 1 : Port P2 group is selected		RW
		(b3)	Reserved Bit		Set to "0"		RW
		CKS2			 0: Selects fAD, fAD divided by 2, or fAD divided by 4. 1: Selects fAD divided by 3, fAD divided by 6, or fAD divided by 12. 		RW
			Nothing is assigned. When w rite, set to "0". When read, their contents are "0".				—
NOTE	ES :						
2.	If VCC2 < VC The ØAD free	C1, do not use quency must be	AN0_0 to AN0_ a 12 MHz or less	7 and A N2_0 to . The selected Ø	AN2_7 as ana ØAD frequenc	n result w ill be indeterminate. alog input pins. y is determined by a combination of CKS2 bit in the ADCON2 register.	the CKS0
	CKS2	CKS1	CKS0	ØA	D		
	0	0	0	Divide-by-4 of f	AD		
	0	0	1	Divide-by-2 of f	AD		
	0	1	0	fAD			
	0	1	1				
	1	0	0	Ddivide-by-12 o			
	1	0	1	Divide-by-6 of f	AD		
			· ·				

Divide-by-3 of fAD

1 1


ADCON2 Register Figure 18.3

1

1

0

1





AD0 to AD7 Registers

18.1 Mode Description

18.1.1 One-Shot Mode

In one-shot mode, analog voltage applied to a selected pin is converted to a digital code once. Table 18.2 shows the One-Shot Mode Specifications. Figure 18.5 shows the ADCON0 and ADCON1 Registers (One-shot Mode).

Table 18.2	One-Shot Mode Specifications
------------	------------------------------

Item	Specification
Function	The CH2 to CH0 bits in the ADCON0 register, the ADGSEL1 to ADGSEL0 bits in the ADCON2 register and the OPA1 to OPA0 bits in the ADCON1 register select a pin. Analog voltage applied to the pin is converted to a digital code once.
A/D Conversion Start Condition	 When the TRG bit in the ADCON0 register is "0" (software trigger) The ADST bit in the ADCON0 register is set to "1" (A/D conversion starts) When the TRG bit is "1" (ADTRG trigger) Input on the ADTRG pin changes state from high to low after the ADST bit is set to "1" (A/D conversion starts)
A/D Conversion Stop Condition	 Completion of A/D conversion (If a software trigger is selected, the ADST bit is cleared to "0" (A/D conversion halted)) Set the ADST bit to "0"
Interrupt Request Generation Timing	Completion of A/D conversion
Analog Input Pin ⁽¹⁾	Select one pin from AN0 to AN7, AN0_0 to AN0_7, AN2_0 to AN2_7, ANEX0 to ANEX1
Reading of Result of A/D Converter	Read one of the AD0 to AD7 registers that corresponds to the selected pin
NOTES	

NOTES:

1. If VCC2 < VCC1, do not use AN0_0 to AN0_7 and AN2_0 to AN2_7 as analog input pins.

	b3 b2 b1 b0				
0	0	Symbol	Address	After Reset	
		A DCON0	03D6h	00000XXXb	
		Bit Symbol	Bit Name	Function	RW
			Analog Input Pin Select Bit (2, 3)	b2 b1 b0	
	L	СНО		0 0 0 : AN0 is selected	RV
				0 0 1 : AN1 is selected	
				0 1 0 : AN2 is selected	
		CH1		0 1 1 : AN3 is selected	RV
				1 0 0 : AN4 is selected	
			4	1 0 1 : AN5 is selected	
		CH2		1 1 0 : AN6 is selected	RV
				1 1 1 : AN7 is selected	I.V
		MD0	A/D Operation Mode Select	b4 b3	RV
L		MD1	Bit 0 ⁽³⁾	0 0 : One-shot mode	RV
		TRG	Trigger Select Bit	0 : Softw are trigger	RV
				1: ADTRG trigger	
		ADST	A/D Conversion Start Flag	0 : A/D conversion disabled	RV
•		ADST		1 : A/D conversion started	RV
		CKS0	Frequency Select Bit 0	Refer to NOTE 3 for the ADCON2 Register	RV

1. If the ADCON0 register is rew ritten during A/D conversion, the conversion result will be indeterminate.

 AN0_0 to AN0_7, and AN2_0 to AN2_7 can be used in the same w ay as AN0 to AN7. Use the ADGSEL1 to ADGSEL0 bits in the ADCON2 register to select the desired pin. How ever, if VCC2 < VCC1, do not use AN0_0 to AN0_7 and AN2_0 to AN2_7 as analog input pins.

3. After rew riting the MD1 to MD0 bits, set the CH2 to CH0 bits over again using another instruction.

þ	7 b6 I	05 b4	b3 b2	b1 b0	Symbol ADCON1	Address 03D7h	After Reset 00h	
					Symbol	Address	After Reset	RW
					SCA NO	A/D Sw eep Pin Select Bit	Invalid in one-shot mode	RW
					SCAN1			RW
			L		MD2	A/D Operation Mode Select Bit 1	Set to "0" when one-shot mode is selected	RW
					BITS	8/10-Bit Mode Select Bit	0 : 8-bit mode 1 : 10-bit mode	RW
					CKS1	Frequency Select Bit 1	Refer to NOTE 3 for the ADCON2 Register	RW
					VCUT	Vref Connect Bit ⁽²⁾	1 : Vref connected	RW
					OPA0		^{b7 b6} 0 0 : ANEX0 and ANEX1 are not used	RW
					OPA1		0 1 : ANEX0 input is A/D converted 1 0 : ANEX1 input is A/D converted 1 1 : External op-amp connection mode	RW

A/D Control Register 1 (1)

NOTES :

1. If the ADCON1 register is rew ritten during A/D conversion, the conversion result will be indeterminate.

 If the VCUT bit is reset from "0" (Vref unconnected) to "1" (Vref connected), w ait for 1 µs or more before starting A/D conversion.

Figure 18.5 ADCON0 and ADCON1 Registers (One-shot Mode)

18.1.2 Repeat Mode

In repeat mode, analog voltage applied to a selected pin is repeatedly converted to a digital code. Table 18.3 shows the Repeat Mode Specifications. Figure 18.6 shows the ADCON0 and ADCON1 Registers (Repeat Mode).

Table 18.3	Repeat Mode Specifications
------------	----------------------------

Item	Specification
Function	The CH2 to CH0 bits in the ADCON0 register, the ADGSEL1 to ADGSEL0 bits in the ADCON2 register and the OPA1 to OPA0 bits in the ADCON1 register select a pin. Analog voltage applied to this pin is repeatedly converted to a digital code.
A/D Conversion Start Condition	 When the TRG bit in the ADCON0 register is "0" (software trigger) The ADST bit in the ADCON0 register is set to "1" (A/D conversion starts) When the TRG bit is "1" (ADTRG trigger) Input on the ADTRG pin changes state from high to low after the ADST bit is set to "1" (A/D conversion starts)
A/D Conversion Stop Condition	Set the ADST bit to "0" (A/D conversion halted)
Interrupt Request Generation timing	None generated
Analog Input Pin ⁽¹⁾	Select one pin from AN0 to AN7, AN0_0 to AN0_7, AN2_0 to AN2_7, ANEX0 to ANEX1
Reading of Result of A/D Converter	Read one of the AD0 to AD7 registers that corresponds to the selected pin

NOTES:

1. If VCC2 < VCC1, do not use AN0_0 to AN0_7 and AN2_0 to AN2_7 as analog input pins.

A/D Control Registe	er O ⁽¹⁾			
b7 b6 b5 b4 b3 b2 b1 b0	Symbol A DCON0	Address 03D6h	After Reset 00000XXXb	
	Bit Symbol	Bit Name	Function	RW
	CH0	Analog Input Pin Select Bit ^(2, 3)	b2 b1 b0 0 0 0 : AN0 is selected 0 0 1 : AN1 is selected	RW
	CH1		0 1 0 : AN2 is selected 0 1 1 : AN3 is selected 1 0 0 : AN4 is selected 1 0 1 : AN5 is selected	RW
	CH2		1 1 0 : ANS is selected 1 1 0 : AN6 is selected 1 1 1 : AN7 is selected	RW
	MD0	A/D Operation Mode Select	b4 b3	RW
	MD1	Bit 0 ⁽³⁾	0 1 : Repeat mode	RW
	TRG	Trigger Select Bit	0 : Softw are trigger 1 : ADTRG trigger	RW
	ADST	A/D Conversion Start Flag	0 : A/D conversion disabled 1 : A/D conversion started	RW
	CKS0	Frequency Select Bit 0	Refer to NOTE 3 for the ADCON2 Register	RW

1. If the ADCON0 register is rew ritten during A/D conversion, the conversion result will be indeterminate.

 AN0_0 to AN0_7, and AN2_0 to AN2_7 can be used in the same way as AN0 to AN7. Use the ADGSEL1 to ADGSEL0 bits in the ADCON2 register to select the desired pin. How ever, if VCC2 < VCC1, do not use AN0_0 to AN0_7 and AN2_0 to AN2_7 as analog input pins.

3. After rew riting the MD1 to MD0 bits, set the CH2 to CH0 bits over again using another instruction.

A/D Control Register 1⁽¹⁾

b6 b5 b4	4 b3 b2 b		Symbol ADCON1	Address 03D7h	After Reset 00h	
			Symbol	Address	After Reset	RW
		ㅣ너	SCA NO	A/D Sw eep Pin Select Bit	Invalid in repeat mode	RW
			SCAN1			RW
			MD2	A/D Operation Mode Select Bit 1	Set to "0" when repeat mode is selected	RW
			BITS	8/10-Bit Mode Select Bit	0 : 8-bit mode 1 : 10-bit mode	RW
			CKS1	Frequency Select Bit 1	Refer to NOTE 3 for the ADCON2 Register	RW
			VCUT	Vref Connect Bit ⁽²⁾	1 : Vref connected	RW
			OPA0		^{b7 b6} 0 0 : ANEX0 and ANEX1 are not used	RW
			OPA1		0 1 : ANEX0 input is A/D converted 1 0 : ANEX1 input is A/D converted 1 1 : External op-amp connection mode	RW

NOTES :

1. If the ADCON1 register is rew ritten during A/D conversion, the conversion result will be indeterminate.

 If the VCUT bit is reset from "0" (Vref unconnected) to "1" (Vref connected), w ait for 1 μs or more before starting A/D conversion.

Figure 18.6 ADCON0 and ADCON1 Registers (Repeat Mode)

18.1.3 Single Sweep Mode

In single sweep mode, analog voltage that is applied to selected pins is converted one-by-one to a digital code. Table 18.4 shows the Single Sweep Mode Specifications. Figure 18.7 shows the ADCON0 Register and ADCON1 Register (Single Sweep Mode).

Table 10.4 Oligie Owcep mode opcomoutons	Table 18.4	Single Sweep	Mode Specificatio	ns
--	------------	--------------	-------------------	----

Item	Specification
Function	The SCAN1 to SCAN0 bits in the ADCON1 register and the ADGSEL1 to ADGSEL0 bits in the ADCON2 register select pins. Analog voltage applied to this pins is converted one-by-one to a digital code.
A/D Conversion Start Condition	 When the TRG bit in the ADCON0 register is "0" (software trigger) The ADST bit in the ADCON0 register is set to "1" (A/D conversion starts) When the TRG bit is "1" (ADTRG trigger) Input on the ADTRG pin changes state from high to low after the ADST bit is set to "1" (A/D conversion starts)
A/D Conversion Stop Condition	 Completion of A/D conversion (If a software trigger is selected, the ADST bit is cleared to "0" (A/D conversion halted)) Set the ADST bit to "0"
Interrupt Request Generation timing	Completion of A/D conversion
Analog Input Pin	Select from AN0 to AN1 (2 pins), AN0 to AN3 (4 pins), AN0 to AN5 (6 pins), AN0 to AN7 (8 pin) ⁽¹⁾
Reading of Result of A/D Converter	Read one of the AD0 to AD7 registers that corresponds to the selected pin

NOTES:

1. AN0_0 to AN0_7, and AN2_0 to AN2_7 can be used in the same way as AN0 to AN7. However, if VCC2 < VCC1, do not use AN0_0 to AN0_7 and AN2_0 to AN2_7 as analog input pins.

A/D Control Registe	er 0 ⁽¹⁾			
b7 b6 b5 b4 b3 b2 b1 b0	Symbol ADCON0	Address 03D6h	After Reset 00000XXXb	
	Bit Symbol	Bit Name	Function	RW
	CH0 CH1 CH2	Analog Input Pin Select Bit	Invalid in single sw eep mode	RW RW RW
	MD0 MD1	A/D Operation Mode Select Bit 0	^{b4 b3} 1 0 : Single sw eep mode	RW RW
	TRG	Trigger Select Bit	0 : Softw are trigger 1 : ADTRG trigger	RW
	ADST	A/D Conversion Start Flag	0 : A/D conversion disabled 1 : A/D conversion started	RW
	CKS0	Frequency Select Bit 0	Refer to NOTE 3 for the ADCON2 Register	RW

1. If the ADCON0 register is rew ritten during A/D conversion, the conversion result will be indeterminate.

A/D Control Register 1 (1)
---------------------------	---

b7	b6 b5 b4	TT	b2 b1 b0	Symbol ADCON1	Address 03D7h	After Reset 00h	
				Symbol	Address	After Reset	RW
				SCA NO	A/D Sw eep Pin Select Bit ⁽²⁾	When single sw eep mode is selected ^{b1 b0} 0 0 : AN0 to AN1 (2 pins)	RW
				SCAN1		0 1 : AN0 to AN3 (4 pins) 1 0 : AN0 to AN5 (6 pins) 1 1 : AN0 to AN7 (8 pins)	RW
				MD2	A/D Operation Mode Select Bit 1	Set to "0" when single sweep mode is selected	RW
				BITS	8/10-Bit Mode Select Bit	0 : 8-bit mode 1 : 10-bit mode	RW
			CKS1	Frequency Select Bit 1	Refer to NOTE 3 for the ADCON2 Register	RW	
			VCUT	Vref Connect Bit ⁽³⁾	1 : Vref connected	RW	
				OPA0	External Op-Amp Connection Mode Bit	^{b7 b6} 0 0 : ANEX0 and ANEX1 are not used	RW
				OPA1		0 1 : Do not set to this value 1 0 : Do not set to this value 1 1 : External op-amp connection mode	RW
NC	DTES :			-	•	•	

NOTES :

- 1. If the ADCON1 register is rew ritten during A/D conversion, the conversion result will be indeterminate.
- 2. AN0_0 to AN0_7, and AN2_0 to AN2_7 can be used in the same way as AN0 to AN7. Use the ADGSEL1 to ADGSEL0 bits in the ADCON2 register to select the desired pin. How ever, if VCC2 < VCC1, do not use AN0_0 to AN0_7 and AN2_0 to AN2_7 as analog input pins.
- 3. If the VCUT bit is reset from "0" (Vref unconnected) to "1" (Vref connected), wait for 1 µs or more before starting A/D conversion.



18.1.4 Repeat Sweep Mode 0

In repeat sweep mode 0, analog voltage applied to selected pins is repeatedly converted to a digital code. Table 18.5 shows the Repeat Sweep Mode 0 Specifications. Figure 18.8 shows the ADCON0 Register and ADCON1 Registers (Repeat Sweep Mode 0).

	Table 18.5	Repeat Sweep Mode 0 Spec	ifications
--	------------	--------------------------	------------

Specification
The SCAN1 to SCAN0 bits in the ADCON1 register and the ADGSEL1 to ADGSEL0 bits in the ADCON2 register select pins. Analog voltage applied to the pins is repeatedly converted to a digital code.
 When the TRG bit in the ADCON0 register is "0" (software trigger) The ADST bit in the ADCON0 register is set to "1" (A/D conversion starts) When the TRG bit is "1" (ADTRG trigger) Input on the ADTRG pin changes state from high to low after the ADST bit is set to "1" (A/D conversion starts)
Set the ADST bit to "0" (A/D conversion halted)
None generated
Select from AN0 to AN1 (2 pins), AN0 to AN3 (4 pins), AN0 to AN5 (6 pins), AN0 to AN7 (8 pin) ⁽¹⁾
Read one of the AD0 to AD7 registers that corresponds to the selected pin

NOTES:

1. AN0_0 to AN0_7, and AN2_0 to AN2_7 can be used in the same way as AN0 to AN7. However, if VCC2 < VCC1, do not use AN0_0 to AN0_7 and AN2_0 to AN2_7 as analog input pins.

b6 k	b5 b4 b3 b2 b1 b0	Symbol A DCON0	Address 03D6h	After Reset 00000XXXb	
		Bit Symbol	Bit Name	Function	RW
	L	CH0	Analog Input Pin Select Bit	Invalid in repeat sw eep mode 0	RW
		CH1			RW
		CH2			RW
		MDO	A/D Operation Mode Select Bit 0	^{b4 b3} 1 1 : Repeat sw eep mode 0 or	RW
		MD1		Repeat sw eep mode 1	RW
		TRG	Trigger Select Bit	0 : Softw are trigger 1 : ADTRG trigger	RW
		ADST	A/D Conversion Start Flag	0 : A/D conversion disabled 1 : A/D conversion started	RW
		CKS0	Frequency Select Bit 0	Refer to NOTE 3 for the ADCON2 Register	RW

1. If the ADCON0 register is rewritten during A/D conversion, the conversion result will be indeterminate.

A/D Control Register 1⁽¹⁾

b7 b6	b5 b4	b3 b2 b'	1 b0	Symbol ADCON1	Address 03D7h	After Reset 00h	
				Symbol	Address	After Reset	RW
				SCA NO	A/D Sw eep Pin Select Bit ⁽²⁾	When repeat sw eep mode 0 is selected b1 b0 0 0 : AN0 to AN1 (2 pins)	RW
				SCAN1		0 1 : AN0 to AN3 (4 pins) 1 0 : AN0 to AN5 (6 pins) 1 1 : AN0 to AN7 (8 pins)	RW
				MD2	A/D Operation Mode Select Bit 1	Set to "0" w hen repeat sw eep mode 0 is selected	RW
				BITS	8/10-Bit Mode Select Bit	0 : 8-bit mode 1 : 10-bit mode	RW
				CKS1	Frequency Select Bit 1	Refer to NOTE 3 for the ADCON2 Register	RW
				VCUT	Vref Connect Bit ⁽³⁾	1 : Vref connected	RW
				OPA0	External Op-Amp Connection Mode Bit	^{b7 b6} 0 0 : ANEX0 and ANEX1 are not used	RW
			[OPA1		0 1 : Do not set to this value 1 0 : Do not set to this value 1 1 : External op-amp connection mode	RW

NOTES :

1. If the ADCON1 register is rew ritten during A/D conversion, the conversion result will be indeterminate.

- AN0_0 to AN0_7, and AN2_0 to AN2_7 can be used in the same way as AN0 to AN7. Use the ADGSEL1 to ADGSEL0 bits in the ADCON2 register to select the desired pin. How ever, if VCC2 < VCC1, do not use AN0_0 to AN0_7 and AN2_0 to AN2_7 as analog input pins.
- 3. If the VCUT bit is reset from "0" (Vref unconnected) to "1" (Vref connected), wait for 1 µs or more before starting A/D conversion.

Figure 18.8 ADCON0 Register and ADCON1 Registers (Repeat Sweep Mode 0)

18.1.5 Repeat Sweep Mode 1

In repeat sweep mode 1, analog voltage selectively applied to all pins is repeatedly converted to a digital code. Table 18.6 shows the Repeat Sweep Mode 1 Specifications. Figure 18.9 shows the ADCON0 Register and ADCON1 Register (Repeat Sweep Mode 1).

	Table 18.6	Repeat Sweep Mode 1 Specifications
--	------------	------------------------------------

Item	Specification
Function	The input voltages on all pins selected by the ADGSEL1 to ADGSEL0 bits in the ADCON2 register are A/D converted repeatedly, with priority given to pins selected by the SCAN1 to SCAN0 bits in the ADCON1 register and ADGSEL1 to ADGSEL0 bits. Example : If AN0 selected, input voltages are A/D converted in order of AN0→AN1→AN0→AN2→AN0→AN3, and so on.
A/D Conversion Start Condition	 When the TRG bit in the ADCON0 register is "0" (software trigger) The ADST bit in the ADCON0 register is set to "1" (A/D conversion starts) When the TRG bit is "1" (ADTRG trigger) Input on the ADTRG pin changes state from high to low after the ADST bit is set to "1" (A/D conversion starts)
A/D Conversion Stop Condition	Set the ADST bit to "0" (A/D conversion halted)
Interrupt Request Generation timing	None generated
Analog Input Pins to be Given Priority when A/D Converted	Select from AN0 (1 pin), AN0 to AN1 (2 pins), AN0 to AN2 (3 pins), AN0 to AN3 (4 pins) ⁽¹⁾
Reading of Result of A/D Converter	Read one of the AD0 to AD7 registers that corresponds to the selected pin

NOTES:

1. AN0_0 to AN0_7, and AN2_0 to AN2_7 can be used in the same way as AN0 to AN7. However, if VCC2 < VCC1, do not use AN0_0 to AN0_7 and AN2_0 to AN2_7 as analog input pins.




Figure 18.9 ADCON0 Register and ADCON1 Register (Repeat Sweep Mode 1)

18.2 Function

18.2.1 Resolution Select Function

The desired resolution can be selected using the BITS bit in the ADCON1 register. If the BITS bit is set to "1" (10-bit conversion accuracy), the A/D conversion result is stored in the bit 0 to bit 9 in the ADi register (i = 0 to 7). If the BITS bit is set to "0" (8-bit conversion accuracy), the A/D conversion result is stored in the bit 0 to bit 7 in the ADi register.

18.2.2 Sample and Hold

If the SMP bit in the ADCON2 register is set to "1" (with sample-and-hold), the conversion speed per pin is increased to 28 ϕ AD cycles for 8-bit resolution or 33 ϕ AD cycles for 10-bit resolution. Sample and Hold is effective in all operating modes. Select whether or not to use the Sample and Hold function before starting A/D conversion.

18.2.3 Extended Analog Input Pins


In one-shot and repeat modes, the ANEX0 and ANEX1 pins can be used as analog input pins. Use the OPA1 to OPA0 bits in the ADCON1 register to select whether or not use ANEX0 and ANEX1.


The A/D conversion results of ANEX0 and ANEX1 inputs are stored in the AD0 and AD1 registers, respectively.

18.2.4 18.2.4 External Operation Amplifier (Op-Amp) Connection Mode

Multiple analog inputs can be amplified using a single external op-amp via the ANEX0 and ANEX1 pins. Set the OPA1 to OPA0 bits in the ADCON1 register to "11b" (external op-amp connection mode). The inputs from ANi (i = 0 to 7) (1) are output from the ANEX0 pin. Amplify this output with an external op-amp before sending it back to the ANEX1 pin. The A/D conversion result is stored in the corresponding ADi register. The A/D conversion speed depends on the response characteristics of the external op-amp. Figure 18.10 shows an example of How to Connect the Pins in External Op-Amp.

1. AN0_i and AN2_i can be used the same as ANi. However, if VCC2 < VCC1, do not use AN0_i and AN2_i as analog input pins.





18.2.5 18.2.5 Current Consumption Reducing Function

When not using the A/D converter, its resistor ladder and reference voltage input pin (VREF) can be separated using the VCUT bit in the ADCON1 register. When separated, no current will flow from the VREF pin into the resistor ladder, helping to reduce the power consumption of the chip.

To use the A/D converter, set the VCUT bit to "1" (Vref connected) and then set the ADST bit in the ADCON0 register to "1" (A/D conversion start). The VCUT and ADST bits cannot be set to "1" at the same time.

Nor can the VCUT bit be set to "0" (Vref unconnected) during A/D conversion.

Note that this does not affect VREF for the D/A converter (irrelevant).

18.2.6 Output Impedance of Sensor under A/D Conversion

To carry out A/D conversion properly, charging the internal capacitor C shown in Figure 18.11 has to be completed within a specified period of time. T (sampling time) as the specified time. Let output impedance of sensor equivalent circuit be R0, internal resistance of microcomputer be R, precision (error) of the A/D converter be X, and the resolution of A/D converter be Y (Y is 1024 in the 10-bit mode, and 256 in the 8-bit mode).

VC is generally VC= VIN
$$\left\{1 - e^{-\frac{1}{C(R0+R)}t}\right\}$$

And when t = T, VC = VIN $-\frac{X}{Y}$ VIN = VIN $\left(1 - \frac{X}{Y}\right)$
 $e^{-\frac{1}{C(R0+R)}T} = \frac{X}{Y}$
 $-\frac{1}{C(R0+R)}T = \ln\frac{X}{Y}$
Hence, R0= $-\frac{T}{C \cdot \ln\frac{X}{Y}} - R$

Figure 18.11 shows Analog Input Pin and External Sensor Equivalent Circuit. When the difference between VIN and VC becomes 0.1LSB, we find impedance R0 when voltage between pins VC changes from 0 to VIN-(0.1/1024) VIN in time T. (0.1/1024) means that A/D precision drop due to insufficient capacitor charge is held to 0.1LSB at time of A/D conversion in the 10-bit mode. Actual error however is the value of absolute precision added to 0.1LSB.

When $f(\phi AD) = 10$ MHz, T = 0.3 µs in the A/D conversion mode with sample & hold. Output impedance R0 for sufficiently charging capacitor C within time T is determined as follows.

T = 0.3 µs, R = 7.8 kΩ, C = 1.5 pF, X = 0.1, and Y = 1024. Hence,
R0=
$$-\frac{0.3 \times 10^{-6}}{1.5 \times 10^{-12} \bullet \ln \frac{0.1}{1024}} - 7.8 \times 10^{3} = 13.9 \times 10^{3}$$

Thus, the allowable output impedance of the sensor equivalent circuit, making the precision (error) 0.1LSB or less, is approximately 13.9 k Ω maximum.




Figure 18.11 Analog Input Pin and External Sensor Equivalent Circuit

19. D/A Converter

This is an 8-bit, R-2R type D/A converter. These are two independent D/A converters.

D/A conversion is performed by writing to the DAi register (i = 0 to 1). To output the result of conversion, set the DAiE bit in the DACON register to "1" (output enabled). Before D/A conversion can be used, the corresponding port direction bit must be cleared to "0" (input mode). Setting the DAiE bit to "1" removes a pull-up from the corresponding port.

Output analog voltage (V) is determined by a set value (n : decimal) in the DAi register.

V = VREF X n / 256 (n = 0 to 255)

VREF : reference voltage

Table 19.1 lists the D/A Converter Performance. Figure 19.1 shows the D/A Converter Block Diagram. Figure 19.2 shows the D/A converter related registers. Figure 19.3 shows the D/A Converter Equivalent Circuit.

 Table 19.1
 D/A Converter Performance

Item	Performance
D/A Conversion Method	R-2R method
Resolution	8 bits
Analog Output Pin	2 channels (DA0 and DA1)








Figure 19.1 D/A Converter Block Diagram












20. CRC Calculation

The Cyclic Redundancy Check (CRC) operation detects an error in data blocks. The microcomputer uses a generator polynomial of CRC_CCITT ($X^{16} + X^{12} + X^5 + 1$) to generate CRC code.


The CRC code consists of 16 bits which are generated for each data block in given length, separated in 8 bit units. After the initial value is set in the CRCD register, the CRC code is set in that register each time one byte of data is written to the CRCIN register. CRC code generation for one-byte data is finished in two cycles.

Figure 20.1 shows the CRC Circuit Block Diagram. Figure 20.2 shows the CRC-related Registers.

Figure 20.3 shows the Calculation Example using the CRC Operation.












Figure 20.3 CRC Calculation

21. Programmable I/O Ports

Note

There is no external connections for port P1_0 to P1_7, P4_4 to P4_7, P7_2 to P7_5 and P9_1 in the M16C/62P (80-pin version) and the M16C/62PT (80-pin version). Set the direction bits in these ports to "1" (output mode), and set the output data to "0" ("L") using the program.

Moreover, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0 and P14_1 pins do not exist. Therefore, P11 to P13, PC14 and PUR13 register do not exist.

The programmable input/output ports (hereafter referred to simply as I/O ports) consist of 113 lines P0 to P14 for the 128-pin version, 87 lines P0 to P10 for the 100-pin version, or 70 lines P0 to P10 for the 80-pin version. Each port can be set for input or output every line by using a direction register, and can also be chosen to be or not be pulled high every 4 lines. P8_5 is an input-only port and does not have a pull-up resistor. Port P8_5 shares the pin with $\overline{\text{NMI}}$, so that the $\overline{\text{NMI}}$ input level can be read from the P8 register P8_5 bit.

Table 21.1 lists the Number of Pins of the Programmable I/O Ports of Each Package. Figure 21.1 to Figure 21.5 show the I/O ports. Figure 21.6 shows the I/O Pins.

Each pin functions as an I/O port, a peripheral function input/output, or a bus control pin.

For details on how to set peripheral functions, refer to each functional description in this manual. If any pin is used as a peripheral function input or D/A converter output pin, set the direction bit for that pin to "0" (input mode). Any pin used as an output pin for peripheral functions other than the D/A converter is directed for output no matter how the corresponding direction bit is set.

When using any pin as a bus control pin, refer to 8.2 Bus Control.

P0 to P5, P12, and P13 are capable of VCC2-level input/output; P6 to P11 and P14 are capable of VCC1- level input/output.

	128-pin Version	100-pin Version	80-pin version ⁽¹⁾
Programmable	P0_0 to P0_7,	P0_0 to P0_7,	P0_0 to P0_7,
I/O Ports	P1_0 to P1_7,	P1_0 to P1_7,	P2_0 to P2_7,
	P2_0 to P2_7,	P2_0 to P2_7,	P3_0 to P3_7,
	P3_0 to P3_7,	P3_0 to P3_7,	P4_0 to P4_3,
	P4_0 to P4_7,	P4_0 to P4_7,	P5_0 to P5_7,
	P5_0 to P5_7,	P5_0 to P5_7,	P6_0 to P6_7,
	P6_0 to P6_7,	P6_0 to P6_7,	P7_0, P7_1, P7_6, P7_7,
	P7_0 to P7_7,	P7_0 to P7_7,	P8_0 to P8_4, P8_6, P8_7
	P8_0 to P8_4, P8_6, P8_7	P8_0 to P8_4, P8_6, P8_7	(P8_5 is an input port),
	(P8_5 is an input port),	(P8_5 is an input port),	P9_0, P9_2 to P9_7,
	P9_0 to P9_7,	P9_0 to P9_7,	P10_0 to P10_7,
	P10_0 to P10_7,	P10_0 to P10_7,	
	P11_0 to P11_7,		
	P12_0 to P12_7,		
	P13_0 to P13_7,		
	P14_0, P14_1		
Total	113 pins	87 pins	70 pins

Table 21.1 Number of Pins of the Programmable I/O Ports of Each Package

NOTES:

1. There is no connections for port P1_0 to P1_7, P4_4 to P4_7, P7_2 to P7_5 and P9_1 in 80-pin version.

21.1 Port Pi Direction Register (PDi Register, i = 0 to 13)

Figure 21.7 shows the PDi Registers.

This register selects whether the I/O port is to be used for input or output. The bits in this register correspond one for one to each port.

During memory extension and microprocessor modes, the PDi registers for the pins functioning as bus control pins (A0 to A19, D0 to D15, $\overline{CS0}$ to $\overline{CS3}$, \overline{RD} , $\overline{WRL/WR}$, $\overline{WRH/BHE}$, ALE, \overline{RDY} , \overline{HOLD} , \overline{HLDA} , and BCLK) cannot be modified.

No direction register bit for P8_5 is available.

21.2 Port Pi Register (Pi Register, i = 0 to 13)

Figure 21.8 shows the Pi Registers.

Data input/output to and from external devices are accomplished by reading and writing to the Pi register.

The Pi register consists of a port latch to hold the input/output data and a circuit to read the pin status. For ports set for input mode, the input level of the pin can be read by reading the corresponding Pi register, and data can be written to the port latch by writing to the Pi register.

For ports set for output mode, the port latch can be read by reading the corresponding Pi register, and data can be written to the port latch by writing to the Pi register. The data written to the port latch is output from the pin. The bits in the Pi register correspond one for one to each port.

During memory extension and microprocessor modes, the PDi registers for the pins functioning as bus control pins (A0 to A19, D0 to D15, $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$, $\overline{\text{RD}}$, $\overline{\text{WRL/WR}}$, $\overline{\text{WRH/BHE}}$, ALE, $\overline{\text{RDY}}$, $\overline{\text{HOLD}}$, $\overline{\text{HLDA}}$, and BCLK) cannot be modified.

21.3 Pull-up Control Register 0 to Pull-up Control Register 3 (PUR0 to PUR3 Registers)

Figure 21.9 and Figure 21.11 shows the PURi Registers.


The PUR0 to PUR2 register bits can be used to select whether or not to pull the corresponding port high in 4 bit units. The port chosen to be pulled high has a pull-up resistor connected to it when the direction bit is set for input mode. To use ports P11 to P14, set the PU37 bit in the PUR3 register to "1".


However, the pull-up control register has no effect on P0 to P3, P4_0 to P4_3, and P5 during memory extension and microprocessor modes. Although the register contents can be modified, no pull-up resistors are connected.


21.4 Port Control Register (PCR Register)

Figure 21.12 shows the PCR Register.


When the P1 register is read after setting the PCR0 bit in the PCR register to "1", the corresponding port latch can be read no matter how the PD1 register is set.










M16C/62P Group (M16C/62P, M16C/62PT)











Port Pi Direction Re	egister (i=0	to 7 and 9 to 13) ^(1, 2, 3)		
b7 b6 b5 b4 b3 b2 b1 b0				
	Symb	ool Address	After Reset	
	PD0 to PD	03E2h, 03E3h, 03E6h, 03E7h	00h	
	PD4 to PD	7 03EAh, 03EBh, 03EEh, 03EF	h 00h	
	PD9 to PD	12 03F3h, 03F6h, 03F73h, 03FA	Ah OOh	
	PD13	03FBh	00h	
	Bit Symbol	Bit Name	Function	RW
	PDi_0	Port Pi_0 Direction Bit	0 : Input mode	RW
	PDi_1	Port Pi_1 Direction Bit	(Functions as an input port)	RW
	PDi_2	Port Pi_2 Direction Bit	1 : Output mode	RW
	PDi_3	Port Pi_3 Direction Bit	(Functions as an output port)	RW
	PDi_4	Port Pi_4 Direction Bit	(i = 0 to 7 and 9 to 13)	RW
	PDi_5	Port Pi_5 Direction Bit		RW
	PDi_6	Port Pi_6 Direction Bit		RW
	PDi_7	Port Pi_7 Direction Bit		RW

1. Make sure the PD9 register is written to by the next instruction after setting the PRC2 bit in the PRCR register to "1" (write enabled).

2. During memory extension and microprocessor modes, the PDi register for the pins functioning as bus control pins (A0 to A19, D0 to D15, CS0 to CS3, RD, WRL/WR, WRH/BHE, ALE, RDY, HOLD, HLDA and BCLK) cannot be modified.

3. To use ports P11 to P14, set the PU37 bit in the PUR3 register to "1" (enable).

Port P8 Direction Register

b7 b6 b5 b4 b3 b2 b1 b0

	Symbo	Address	After Reset	
	PD8	03F2h	00X0000b	
	Bit Symbol	Bit Name	Function	RW
	PD8_0 F	Port P8_0 Direction Bit	0 : Input mode	RV
	- PD8_1 F	Port P8_1 Direction Bit	(Functions as an input port)	RV
	- PD8_2 F	Port P8_2 Direction Bit	1 : Output mode	RV
	- PD8_3 F	Port P8_3 Direction Bit	(Functions as an output port)	RV
	PD8_4 F	Port P8_4 Direction Bit		RV
		Nothing is assigned. When w rite, set When read, its content is indeterminat		_
	PD8_6	Port P8_6 Direction Bit	0 : Input mode (Functions as an input port)	RV
	- PD8_7	Port P8_7 Direction Bit	1 : Output mode (Functions as an output port)	RV



Port P	'i Register (i=	0 to 7 and 9	9 to 13) ^(2, 3)			
b7 b6 b	b5 b4 b3 b2 b1 b0					
		Symbol	Addres	S	After Reset	
Γ		P0 to P3	03E0h, 03E1h, 03E4	1h, 03E5h	Indeterminate	
		P4 to P7	03E8h, 03E9h, 03E0	Ch, 03EDh	Indeterminate	
		P9 to P12	03F1h, 03F4h, 03F5	5h, 03F8h	Indeterminate	
		P13	03F9h		Indeterminate	
		Bit Symbol	Bit Name		Function	RW
	∟	Pi_0	Port Pi_0 Bit		n any I/O port w hich is set for input	RW
		Pi_1	Port Pi_1 Bit		ead by reading the corresponding bit in	RW
		Pi_2	Port Pi_2 Bit	this register.	n any I/O port w hich is set for output	RW
		Pi_3	Port Pi_3 Bit		controlled by writing to the	RW
		Pi_4	Port Pi_4 Bit	orresponding bit in this register		RW
		Pi_5	Port Pi_5 Bit	0 : "L" level	-	RW
		Pi_6	Port Pi_6 Bit	1 : "H" level (1)		RW
		 Pi_7	Port Pi_7 Bit	(i = 0 to 7 a	and 9 to 13)	RW
NOTE	-0			+		

1. Since P7_0 and P7_1 are N-channel open drain ports, the data is high-impedance.


2. During memory extension and microprocessor modes, the Pi register for the pins functioning as bus control pins (A0 to A19, D0 to D15, CS0 to CS3, RD, WRL/WR, WRH/BHE, ALE, RDY, HOLD, HLDA and BCLK) cannot be modified.


3. To use ports P11 to P14, set the PU37 bit in the PUR3 register to "1" (enable). If this bit is set to "0" (disable), the P11 to P14 registers are cleared to "0".

Port P8 Register

			Symbol	Address	s After Reset	
			P8	03F0h	Indeterminate	
			Bit Symbol	Bit Name	Function	RW
			P8_0		The pin level on any I/O port which is set for input mode	RV
			P8_1	Port P8_1 Bit	can be read by reading the corresponding bit in this	RV
			P8_2	Port P8_2 Bit	register.	RV
			P8_3	Port P8_3 Bit	The pin level on any I/O port which is set for output	RV
			P8_4		mode can be controlled by writing to the corresponding	RV
			P8_5		bit in this register (except for P8_5)	RC
			P8_6	Port P8_6 Bit	0 : "L" level 1 : "H" level	RV
			P8_7	Port P8_7 Bit		RV







Pul	Pull-up Control Register 0 ⁽¹⁾														
b7	b7 b6 b5 b4 b3 b2 b1 b0														
						Symbol		Address		After Reset					
Т			PUR0		03FCh		00h								
				Bit Symbol	Bit Name			Function	RW						
										PU00	P0_0 to P0_3 Pull-Up		0 : Not pulled high		RW
								PU01	P0_4 to P0_7 Pull-Up		1 : Pulled high ⁽²⁾		RW		
			PU02	P1_0 to P1_3 Pull-Up				RW							
								PU03	P1_4 to P1_7 Pull-Up				RW		
		L				PU04	P2_0 to P2_3 Pull-Up				RW				
						PU05	P2_4 to P2_7 Pull-Up				RW				
					PU06	P3_0 to P3_3 Pull-Up				RW					
						PU07	P3_4 to P3_7 Pull-Up				RW				

1. During memory extension and microprocessor modes, the pins are not pulled high although their corresponding register contents can be modified.

2. The pin for which this bit is "1" (pulled high) and the direction bit is "0" (input mode) is pulled high.

Pull-Up Control Register 1


b7 b6 b5 b4 b3 b2 b1 b0	Symbol PUR1	Address 03FDh	After Reset ⁽⁵⁾ 00000000b 00000010b	
	Bit Symbol	Bit Name	Function	RW
	PU10 I	P4_0 to P4_3 Pull-Up (2)	0 : Not pulled high	RW
	PU11 I	P4_4 to P4_7 Pull-Up (4)	1 : Pulled high ⁽³⁾	RW
	PU12 I	P5_0 to P5_3 Pull-Up (2)		RW
	PU13 I	P5_4 to P5_7 Pull-Up (2)		RW
	PU14 I	P6_0 to P6_3 Pull-Up		RW
	PU15 I	P6_4 to P6_7 Pull-Up		RW
L	PU16 I	P7_2 to P7_3 Pull-Up (1)		RW
	PU17 I	P7_4 to P7_7 Pull-Up		RW

NOTES :

- 1. The P7_0 and P7_1 pins do not have pull-ups.
- 2. During memory extension and microprocessor modes, the pins are not pulled high although the contents of these bits can be modified.
- 3. The pin for which this bit is "1" (pulled high) and the direction bit is "0" (input mode) is pulled high.
- 4. If the PM01 to PM00 bits in the PM0 register are set to "01b" (memory expansion mode) or "11b" (microprocessor mode) in a program during single-chip mode, the PU11 bit becomes "1".
- 5. The values after hardw are reset 1 and low voltage detection reset (hardw are reset 2) are as follow s:
 - \bullet 00000000b w hen input on CNVSS pin is "L"
 - 00000010b w hen input on CNVSS pin is "H"

The values after softw are reset, w atchdog timer reset and oscillation stop detection reset are as follow s:

- 00000000b w hen PM01 to PM00 bits are "00b" (single-chip mode)
- 00000010b w hen PM01 to PM00 bits are "01b" (memory expansion mode) or "11b" (microprocessor mode)








Figure 21.11 PUR2 Register





Pin Name	Connection	
Ports P0 to P7,	After setting for input mode, connect every pin to VSS via a resistor (pull-	
P8_0 to P8_4, P8_6 to P8_7,	down);	
P9 to P14	or after setting for output mode, leave these pins open. (1, 2, 3, 5)	
XOUT ⁽⁴⁾	Open	
NMI	Connect via resistor to VCC1 (pull-up)	
AVCC	Connect to VCC1	
AVSS, VREF, BYTE	Connect to VSS	

Table 21.2	Unassigned Pin Handling in Single-chip Mode
------------	---

1. When setting the port for output mode and leave it open, be aware that the port remains in input mode until it is switched to output mode in a program after reset. For this reason, the voltage level on the pin becomes indeterminate, causing the power supply current to increase while the port remains in input mode.

Furthermore, by considering a possibility that the contents of the direction registers could be changed by noise or noise-induced runaway, it is recommended that the contents of the direction registers be periodically reset in software, for the increased reliability of the program.

- 2. Make sure the unused pins are processed with the shortest possible wiring from the microcomputer pins (within 2 cm).
- 3. When the ports P7_0 and P7_1 are set for output mode, make sure a low-level signal is output from the pins.

The ports P7_0 and P7_1 are N-channel open-drain outputs.

- 4. With external clock input to XIN pin.
- 5. Process the port without a pin in the 80-pin version and the 100-pin version as follows.
 - 80-pin version
 - Set the direction bits in these ports to "1" (output mode), and set the output data to "0" ("L") using the program.
 - •Ports P11 to P14 do not exist.
 - 100-pin version
 - •After reset, PU37 bit is "0" (P11 to P14 do not used).
 - Do not write "1" to PU37 bit. When read, value of PU37 bit is indeterminate.
 - •The port direction bit in the P11 to P14 can be set "0" or "1".

Pin Name	Connection
Ports P0 to P7, P8_0 to P8_4, P8_6 to P8_7,	After setting for input mode, connect every pin to VSS via a resistor (pull- down);
P9 to P14	or after setting for output mode, leave these pins open. (1, 2, 3, 4, 7)
P4_5/CS1 to P4_7/CS3	Connect to VCC2 via a resistor (pulled high) by setting the corresponding direction bit in the PD4 register for \overline{CSi} (i=1 to 3) to "0" (input mode) and the CSi bit in the CSR register to "0" (chip select disabled).
BHE, ALE, HLDA, XOUT ⁽⁵⁾ , BCLK ⁽⁶⁾	Open
HOLD, RDY	Connect via resistor to VCC2 (pull-up)
NMI (P8_5)	Connect via resistor to VCC1 (pull-up)
AVCC	Connect to VCC1
AVSS, VREF	Connect to VSS

Table 21.3	Unassigned Pin Handling in Memory Expansion Mode and Microprocessor Mode
------------	--

1. When setting the port for output mode and leave it open, be aware that the port remains in input mode until it is switched to output mode in a program after reset. For this reason, the voltage level on the pin becomes indeterminate, causing the power supply current to increase while the port remains in input mode.

Furthermore, by considering a possibility that the contents of the direction registers could be changed by noise or noise-induced runaway, it is recommended that the contents of the direction registers be periodically reset in software, for the increased reliability of the program.

- 2. Make sure the unused pins are processed with the shortest possible wiring from the microcomputer pins (within 2 cm).
- 3. If the CNVSS pin has the VSS level applied to it, these pins are set for input ports until the processor mode is switched over in a program after reset. For this reason, the voltage levels on these pins become indeterminate, causing the power supply current to increase while they remain set for input ports.
- 4. When the ports P7_0 and P7_1 are set for output mode, make sure a low-level signal is output from the pins.

The ports P7_0 and P7_1 are N-channel open-drain outputs.

- 5. With external clock input to XIN pin.
- 6. If the PM07 bit in the PM0 register is set to "1" (BCLK not output), connect this pin to VCC2 via a resistor (pulled high).
- 7. Process the port without a pin in the 100-pin version as follows.
 - •After reset, PU37 bit is "0" (P11 to P14 do not used).
 - Do not write "1" to PU37 bit. When read, value of PU37 bit is indeterminate.
 - •The port direction bit in the P11 to P14 can be set "0" or "1".




Figure 21.13 **Unassigned Pins Handling**

22. Flash Memory Version

Aside from the built-in flash memory, the flash memory version microcomputer has the same functions as the masked ROM version.

In the flash memory version, the flash memory can perform in three rewrite modes: CPU rewrite mode, standard serial I/O mode and parallel I/O mode.

Table 22.1 lists specifications of the flash memory version. See **Table 1.1 to Table 1.3 Performance outline of M16C/62PT group** for the items not listed in Table 22.1.

Table 22.1 Flash Memory Version Specifications

lten		Specification	
Flash Memory Rewrite	e Mode	3 modes (CPU rewrite, standard serial I/O, parallel I/O)	
Erase Block User ROM Area		See Figure 22.1 Flash Memory Block Diagram	
	Boot ROM Area	1 block (4 Kbytes) ⁽¹⁾	
Program Method		In units of word, in units of byte ⁽²⁾	
Erase Method		Collective erase, block erase	
Program and Erase C	control Method	Program and erase controlled by software command	
Protect Method		The lock bit protects each block	
Number of Command		8 commands	
Program and Erase E	ndurance	100 times, 1,000 times/10,000 times (option) ^(3, 4)	
Data Retention		10 years	
ROM Code Protection	1	Parallel I/O and standard serial I/O modes are supported	

NOTES:

1. The boot ROM area contains a standard serial I/O mode rewrite control program which is stored in it when shipped from the factory. This area can only be rewritten in parallel input/output mode.

- 2. Can be programmed in byte units in only parallel input/output mode.
- 3. Block 1 and block A are 10,000 times of programming and erasure. All other blocks are 1,000 times of programming and erasure.
- 4. Definition of program and erase endurance

The programming and erasure times are defined to be per-block erasure times. For example, assume a case where a 4-Kbyte block A is programmed in 2,048 operations by writing one word at a time and erased thereafter.

In this case, the block is reckoned as having been programmed and erased once.

If a product is 100 times of programming and erasure, each block in it can be erased up to 100 times. When 10,000 times of programming and erasure, block 1 and block A can each be erased up to 10,000 times. All other blocks can each be erased up to 1,000 times.

Flash Memory Rewrite Mode	CPU rewrite Mode ⁽¹⁾	Standard Serial I/O Mode	Parallel I/O Mode
Function	The User ROM area is rewritten when the CPU executes software commands. EW0 mode: Rewrite in areas other than flash memory ⁽²⁾ EW1 mode: Can be rewritten in the flash memory	The user ROM area is rewritten using a dedicated serial programmer. Standard serial I/O mode 1: Clock synchronous serial I/O Standard serial I/O mode 2: UART	The boot ROM area and user ROM area is rewritten using a dedicated parallel programmer.
Areas which can be Rewritten	User ROM area	User ROM area	User ROM area Boot ROM area
Operating Mode	Single-chip mode Memory expansion mode (EW0 mode) Boot mode (EW0 mode)	Boot mode	Parallel I/O mode
ROM Programmer	None	Serial programmer	Parallel programmer

Table 22.2Flash Memory Rewrite Modes Overview

- The PM13 bit remains set to "1" while the FMR01 bit in the FMR0 register = 1 (CPU rewrite mode enabled). The PM13 bit is reverted to its original value by clearing the FMR01 bit to "0" (CPU rewrite mode disabled). However, if the PM13 bit is changed during CPU rewrite mode, its changed value is not reflected until after the FMR01 bit is cleared to "0".
- 2. When in CPU rewrite mode, the PM10 and PM13 bits in the PM1 register are set to "1". The rewrite control program can only be executed in the internal RAM or in an external area that is enabled for use when the PM13 bit = 1. When the PM13 bit = 0 and the flash memory is used in 4-Mbyte mode, the extended accessible area (40000h to BFFFFh) cannot be used.


22.1 Memory Map

The flash memory contains the user ROM area and the boot ROM area. The user ROM area has space to store the microcomputer operating program in single-chip mode or memory expansion mode and a separate 4-Kbyte space as the block A. Figure 22.1 shows a Flash Memory Block Diagram.

The user ROM area is divided into several blocks, each of which can be protected (locked) from program or erase. The user ROM area can be rewritten in CPU rewrite, standard serial I/O and parallel I/O modes.

Block A is enabled for use by setting the PM10 bit in the PM1 register to "1" (block A enabled, CS2 area at addresses 10000h to 26FFFh).

The boot ROM area is located at the same addresses as the user ROM area. It can only be rewritten in parallel I/O mode (refer to **22.1.1 Boot Mode**). A program in the boot ROM area is executed after a hardware reset occurs while an "H" signal is applied to the CNVSS and P5_0 pins and an "L" signal is applied to the P5_5 pin (refer to **22.1.1 Boot Mode**). A program in the user ROM area is executed after a hardware reset occurs while an "L" signal is applied to the CNVSS pin. However, the boot ROM area cannot be read.



22.1.1 Boot Mode

The microcomputer enters boot mode when a hardware reset occurs while an "H" signal is applied to the CNVSS and P5_0 pins and an "L" signal is applied to the P5_5 pin. A program in the boot ROM area is executed.

In boot mode, the FMR05 bit in the FMR0 register selects access to the boot ROM area or the user ROM area. The rewrite control program for standard serial I/O mode is stored in the boot ROM area before shipment. The boot ROM area can be rewritten in parallel I/O mode only. If any rewrite control program using erase-write mode (EW0 mode) is written in the boot ROM area, the flash memory can be rewritten according to the system implemented.

22.2 Functions To Prevent Flash Memory from Rewriting

The flash memory has a built-in ROM code protect function for parallel I/O mode and a built-in ID code check function for standard I/O mode to prevent the flash memory from reading or rewriting.

22.2.1 ROM Code Protect Function


The ROM code protect function inhibits the flash memory from being read or rewritten during parallel input/ output mode. Figure 22.2 shows the ROMCP Register. The ROMCP register is located in the user ROM area. The ROM code protect function is enabled when the ROMCR bits are set to other than "11b". In this case, set the bit 5 to bit 0 to "111111b".

When exiting ROM code protect, erase the block including the ROMCP1 register by the CPU rewrite mode or the standard serial I/O mode.

22.2.2 ID Code Check Function

Use the ID code check function in standard serial I/O mode. The ID code sent from the serial programmer is compared with the ID code written in the flash memory for a match. If the ID codes do not match, commands sent from the serial programmer are not accepted. However, if the four bytes of the reset vector are "FFFFFFFF", ID codes are not compared, allowing all commands to be accepted.

The ID codes are 7-byte data stored consecutively, starting with the first byte, into addresses 0FFFDFh, 0FFFE3h, 0FFFEBh, 0FFFE3h, 0FFFE3h, 0FFFF3h, 0FFFF7h, and 0FFFFBh. The flash memory must have a program with the ID codes set in these addresses.



When a value of the ROMCP address is "00h" or "FFh", the ROM code protect function is disabled.

Figure 22.2 ROMCP Register




Figure 22.3 Address for ID Code Stored

22.3 CPU Rewrite Mode

In CPU rewrite mode, the user ROM area can be rewritten when the CPU executes software commands.

The user ROM area can be rewritten with the microcomputer mounted on a board without using a parallel or serial programmer.

In CPU rewrite mode, only the user ROM area shown in Figure 22.1 can be rewritten. The boot ROM area cannot be rewritten. Program and the block erase command are executed only in the user ROM area.

Erase-write 0 (EW0) mode and erase-write 1 (EW1) mode are provided as CPU rewrite mode. Table 22.3 lists differences between erase-write 0 (EW0) and erase-write 1 (EW1) modes.

Item	EW0 Mode	EW1 Mode
Operating Mode	Single-chip mod	Single-chip mode
	 Memory expansion mode 	
	Boot mode	
Space where the	User ROM area	User ROM area
rewrite control	Boot ROM area	
program can be		
placed		
Space where the	The rewrite control program must be	The rewrite control program can be
rewrite control	transferred to any space other than the	executed in the user ROM area
program can be	flash memory (e.g., RAM) before being	
executed	executed ⁽²⁾	
Space which can be	User ROM area	User ROM area
rewritten		However, this excludes blocks with the
		rewrite control program
Software Command	None	Program and block erase commands
Restriction		cannot be executed in a block having
		the rewrite control program.
		 Erase all unlocked block command
		cannot be executed when the lock bit
		in a block having the rewrite control
		program is set to "1" (unlocked) or
		when the FMR02 bit in the FMR0
		register is set to "1" (lock bit disabled).
		Read status register command cannot
	-	be used.
Mode after Program	Read status register mode	Read array mode
or Erasing		
CPU State during	Operating	Maintains hold state (I/O ports maintains
Auto Write and Auto		the state before the command was
Erase		executed) ⁽¹⁾
Flash Memory State	• Read the FMR00, FMR06 and FMR07	Read the FMR00, FMR06 and FMR07
Detection	bits in the FMR0 register by program	bits in the FMR0 register by program
	• Execute the read status register	
	command to read the SR7, SR5 and	
	SR4 bits in the status register.	

Table 22.3 EV	V0 Mode	and EW1	Mode
---------------	---------	---------	------

NOTES:

- 1. Do not generate an interrupt (except $\overline{\text{NMI}}$ interrupt) or DMA transfer.
- 2. 2. When in CPU rewrite mode, the PM10 and PM13 bits in the PM1 register are set to "1". The rewrite control program can only be executed in the internal RAM or in an external area that is enabled for use when the PM13 bit = 1. When the PM13 bit = 0 and the flash memory is used in 4M-byte mode, the extended accessible area (40000h to BFFFFh) cannot be used.

22.3.1 EW0 Mode

The microcomputer enters CPU rewrite mode by setting the FMR01 bit in the FMR0 register to "1" (CPU rewrite mode enabled) and is ready to accept commands. EW0 mode is selected by setting the FMR11 bit in the FMR1 register to "0". To set the FMR01 bit to "1", set to "1" after first writing "0".

The software commands control programming and erasing. The FMR0 register or the status register indicates whether a program or erase operation is completed as expected or not.

22.3.2 EW1 Mode


EW1 mode is selected by setting the FMR11 bit to "1" after the FMR01 bit is set to "1". (Both bits must be set to "0" first before setting to "1".)

The FMR0 register indicates whether or not a program or erase operation has been completed as expected. The status register cannot be read in EW1 mode.

When an erase/program operation is initiated the CPU halts all program execution until the operation is completed or erase-suspend is requested.

22.3.3 Flash memory Control Register (FIDR, FMR0 and FMR1 registers)

Figure 22.4 to Figure 22.6 show the FIDR, FMR0 and FMR1 Registers.



this register. Follow the procedure described below for the identification.

(a) Write "FFh" to FIDR register,

(b) Read FIDR register, and

(c) Check two low -order bits of read value.


Make sure no access to external memories or other SFRs or no interrupts or DMA transfers will occur between the above two instructions (a) and (b).

Figure 22.4 FIDR Register

		L L L	Symbol FMR0	Address 01B7h	After Reset 00000001b	
			Bit Symbol	Bit Name	Function	RV
		ΙL	FMR00	RY/BY Status Flag	0 : Busy (being w ritten or erased) 1 : Ready	RC
			FMR01	CPU Rew rite Mode Select Bit ⁽¹⁾	0 : Disables CPU rew rite mode 1 : Enables CPU rew rite mode	RV
			FMR02	Lock Bit Disable Select Bit ⁽²⁾	0 : Enables lock bit 1 : Disables lock bit	RV
			FMSTP	Flash Memory Stop Bit ^(3, 5)	0 : Enables flash memory operation 1 : Stops flash memory operation (placed in low pow er mode, flash memory initialized)	RV
			(b4)	Reserved Bit	Set to "0"	RV
			FMR05	User ROM Area Select Bit ⁽³⁾ (Effective in Only Boot Mode)	0 : Boot ROM area is accessed 1 : User ROM area is accessed	RV
L			FMR06	Program Status Flag ⁽⁴⁾	0 : Terminated normally 1 : Terminated in error	RC
			FMR07	Erase Status Flag ⁽⁴⁾	0 : Terminated normally 1 : Terminated in error	RC
NOTE 1.	To set t before	w riting	"1" after w rit	ing "0".	 Make sure no interrupts or DMA transfers will occ w hile in EW0 mode, w rite to this bit from a program 	

- DMA transfers will occur before writing "1" after writing "0".
- 3. Write to this bit from a program in other than the flash memory.
- 4. This flag is cleared to "0" by executing the Clear Status command.
- 5. Effective when the FMR01 bit = 1 (CPU rew rite mode). If the FMR01 bit = 0, although the FMR03 bit can be set to "1" by w riting "1" in a program, the flash memory is neither placed in low pow er mode nor initialized.
- 6. This status includes writing or reading with the Lock Bit Program or Read Lock Bit Status command.

Figure 22.5 FMR0 Register





22.3.3.1 FMR00 Bit

This bit indicates the flash memory operating state. It is set to "0" while the program, block erase, erase all unlocked block, lock bit program, or read lock bit status command is being executed; otherwise, it is set to "1".

22.3.3.2 FMR01 Bit

The microcomputer can accept commands when the FMR01 bit is set to "1" (CPU rewrite mode). Set the FMR05 bit to "1" (user ROM area access) as well if in boot mode.

22.3.3.3 FMR02 Bit

The lock bit is disabled by setting the FMR02 bit to "1" (lock bit disabled). (Refer to **22.3.6 Data Protect Function**.) The lock bit is enabled by setting the FMR02 bit to "0" (lock bit enabled).

The FMR02 bit does not change the lock bit status but disables the lock bit function. If the block erase or erase all unlocked block command is executed when the FMR02 bit is set to "1", the lock bit status changes "0" (locked) to "1" (unlocked) after command execution is completed.

22.3.3.4 FMSTP Bit

The FMSTP bit resets the flash memory control circuits and minimizes power consumption in the flash memory. Access to the flash memory is disabled when the FMSTP bit is set to "1". Set the FMSTP bit by program in a space other than the flash memory.

- Set the FMSTP bit to "1" if one of the followings occurs: A flash memory access error occurs while erasing or programming in EW0 mode (FMR00 bit does not switch back to "1" (ready)).
- Low-power consumption mode or on-chip oscillator low-power consumption mode is entered

Use the following the procedure to change the FMSTP bit setting.

- (1) Set the FMSTP bit to "1"
- (2) Set tps (the wait time to stabilize flash memory circuit)
- (3) Set the FMSTP bit to "0"
- (4) Set tps (the wait time to stabilize flash memory circuit)

Figure 22.9 shows a Flow Chart Illustrating How To Start and Stop the Flash Memory Processing Before and After Low Power Dissipation Mode or On-chip Oscillator Low-Power Consumption Mode. Follow the procedure on this flow chart.

When entering stop or wait mode, the flash memory is automatically turned off. When exiting stop or wait mode, the flash memory is turned back on. The FMR0 register does not need to be set.

22.3.3.5 FMR05 Bit

This bit selects the boot ROM or user ROM area in boot mode. Set to "0" to access (read) the boot ROM area or to "1" (user ROM access) to access (read, write or erase) the user ROM area.

22.3.3.6 FMR06 Bit

This is a read-only bit indicating an auto program operation state. The FMR06 bit is set to "1" when a program error occurs; otherwise, it is set to "0". Refer to **22.3.8 Full Status Check**.

22.3.3.7 FMR07 Bit


This is a read-only bit indicating the auto erase operation status. The FMR07 bit is set to "1" when an erase error occurs; otherwise, it is set to "0". For details, refer to **22.3.8 Full Status Check**. Figure 22.7 shows Setting and Resetting of EW0 Mode. Figure 22.8 show Setting and Resetting of EW1 Mode.


22.3.3.8 FMR11 Bit


EW0 mode is entered by setting the FMR11 bit to "0" (EW0 mode). EW1 mode is entered by setting the FMR11 bit to "1" (EW1 mode).

22.3.3.9 FMR16 Bit

This is a read-only bit indicating the execution result of the read lock bit status command. When the block, where the read lock bit status command is executed, is locked, the FMR16 bit is set to "0". When the block, where the read lock bit status command is executed, is unlocked, the FMR16 bit is set to "1".







Power Consumption Mode

22.3.4 Precautions on CPU Rewrite Mode

22.3.4.1 Operating Speed

Set the CM06 bit in the CM0 register and the CM17 to CM16 bits in the CM1 register to a CPU clock frequency of 10 MHz or less before entering CPU rewrite mode (EW0 or EW1 mode). Also, set the PM17 bit in the PM1 register to "1" (wait state).

22.3.4.2 Prohibited Instructions

The following instructions cannot be used in EW0 mode because the CPU tries to read data in the flash memory: the UND instruction, INTO instruction, JMPS instruction, JSRS instruction, and BRK instruction.

22.3.4.3 Interrupts (EW0 mode)

- To use interrupts having vectors in a relocatable vector table, the vectors must be relocated to the RAM area.
- The NMI and watchdog timer interrupts are available since the FMR0 and FMR1 registers are forcibly reset when either interrupt occurs. Allocate the jump addresses for each interrupt service routines to the fixed vector table. Flash memory rewrite operation is suspended when the NMI or watchdog timer interrupt occurs. Execute the rewrite program again after exiting the interrupt routine.
- The address match interrupt is not available since the CPU tries to read data in the flash memory.

22.3.4.4 Interrupts (EW1 mode)

- Do not acknowledge any interrupts with vectors in the relocatable vector table or address match interrupt during the auto program or auto erase period.
- Do not use the watchdog timer interrupt.
- The NMI interrupt is available since the FMR0 and FMR1 registers are forcibly reset when the interrupt occurs. Allocate the jump address for the interrupt service routine to the fixed vector table. Flash memory rewrite operation is suspended when the NMI interrupt occurs. Execute the rewrite program again after exiting the interrupt service routine.

22.3.4.5 22.3.4.5 How to Access

To set the FMR01, FMR02 or FMR11 bit to "1", write "1" after first setting the bit to "0". Do not generate an interrupt or a DMA transfer between the instruction to set the bit to "0" and the instruction to set the bit to "1". Set the bit while an "H" signal is applied to the $\overline{\text{NMI}}$ pin.

22.3.4.6 22.3.4.6 Rewriting in the User ROM Area (EW0 mode)

If the supply voltage drops while rewriting the block where the rewrite control program is stored, the flash memory cannot be rewritten because the rewrite control program is not correctly rewritten. If this error occurs, rewrite the user ROM area while in standard serial I/O mode or parallel I/O mode.

22.3.4.7 22.3.4.7 Rewriting in the User ROM Area (EW1 mode)

Avoid rewriting any block in which the rewrite control program is stored.

22.3.4.8 22.3.4.8 DMA Transfer

In EW1 mode, do not perform a DMA transfer while the FMR00 bit in the FMR0 register is set to "0" (auto programming or auto erasing).

22.3.4.9 Writing Command and Data

Write commands and data to even addresses in the user ROM area.

22.3.4.10 Wait Mode

When entering wait mode, set the FMR01 bit to "0" (CPU rewrite mode disabled) before executing the WAIT instruction.

22.3.4.11 Stop Mode

When entering stop mode, the following settings are required:

• Set the FMR01 bit to "0" (CPU rewrite mode disabled). Disable DMA transfer before setting the CM10 bit to "1" (stop mode).

22.3.4.12 Low-Power Consumption Mode and On-chip Oscillator Low-power Consumption Mode

If the CM05 bit is set to "1" (main clock stopped), do not execute the following commands:

- Program
- Block erase
- Erase all unlocked blocks
- Lock bit program
- Read lock bit status

22.3.5 Software Commands

Software commands are described below. The command code and data must be read and written in 16-bit units, to and from even addresses in the user ROM area. When writing command code, the 8 high-order bits (D15 to D8) are ignored.

	F	First Bus Cycle			Second Bus Cycle			
Command	Mode	Address	Data (D0 to D7)	Mode	Address	Data (D0 to D7)		
Read Array	Write	Х	xxFFh					
Read Status Register	Write	Х	xx70h	Read	Х	SRD		
Clear Status Register	Write	Х	xx50h					
Program	Write	WA	xx40h	Write	WA	WD		
Block Erase	Write	Х	xx20h	Write	BA	xxD0h		
Erase All Unlocked Block	Write	Х	xxA7h	Write	Х	xxD0h		
Lock Bit Program	Write	BA	xx77h	Write	BA	xxD0h		
Read Lock Bit Status	Write	Х	xx71h	Write	BA	xxD0h		

Table 22.4 Software Commands

NOTES:

1. Blocks 0 to 12 can be erased by the erase all unlocked block command.

- Block A cannot be erased. The block erase command must be used to erase the block A.
 - SRD: Data in the SRD register (D7 to D0)
 - WA: Address to be written (The address specified in the first bus cycle is the same even address as the address specified in the second bus cycle.)
 - WD: 16-bit write data
 - BA: Highest-order block address (must be an even address)
 - X: Any even address in the user ROM space
 - xx: 8 high-order bits of command code (ignored)

22.3.5.1 Read Array Command (FFh)

The read array command reads the flash memory.

By writing command code "xxFFh" in the first bus cycle, read array mode is entered. Content of a specified address can be read in 16-bit units after the next bus cycle.

The microcomputer remains in read array mode until another command is written. Therefore, contents from multiple addresses can be read consecutively.

22.3.5.2 Read Status Register Command (70h)

The read status register command reads the status register (refer to 22.3.7 Status Register for detail).

By writing command code "xx70h" in the first bus cycle, the status register can be read in the second bus cycle. Read an even address in the user ROM area.

Do not execute this command in EW1 mode.

22.3.5.3 Clear Status Register Command (50h)

The clear status register command clears the status register. By writing "xx50h" in the first bus cycle, the FMR07 to FMR06 bits in the FMR0 register are set to "00b" and the SR5 to SR4 bits in the status register are set to "00b".

22.3.5.4 Program Command (40h)

The program command writes 2-byte data to the flash memory. By writing "xx40h" in the first bus cycle and data to the write address in the second bus cycle, an auto program operation (data program and verify) will start. The address value specified in the first bus cycle must be the same even address as the write address specified in the second bus cycle.

The FMR00 bit in the FMR0 register indicates whether an auto program operation has been completed. The FMR00 bit is set to "0" (busy) during auto program and to "1" (ready) when an auto program operation is completed.

After the completion of an auto program operation, the FMR06 bit in the FMR0 register indicates whether or not the auto program operation has been completed as expected. (Refer to **22.3.8 Full Status Check**.)


An address that is already written cannot be altered or rewritten.

Figure 22.10 shows a Flow Chart of the Program Command Programming.

The lock bit protects each block from being programmed inadvertently. (Refer to **22.3.6 Data Protect Function**.)

In EW1 mode, do not execute this command on the block where the rewrite control program is allocated.

In EW0 mode, the microcomputer enters read status register mode as soon as an auto program operation starts. The status register can be read. The SR7 bit in the status register is set to "0" at the same time an auto program operation starts. It is set to "1" when auto program operation is completed. The microcomputer remains in read status register mode until the read array command is written. After completion of an auto program operation, the status register indicates whether or not the auto program operation has been completed as expected.



22.3.5.5 Block Erase Command

The block erase command erases each block.

By writing "xx20h" in the first bus cycle and "xxD0h" to the highest-order even address of a block in the second bus cycle, an auto erase operation (erase and verify) will start in the specified block.

The FMR00 bit in the FMR0 register indicates whether an auto erase operation has been completed.


The FMR00 bit is set to "0" (busy) during auto erase and to "1" (ready) when the auto erase operation is completed.

After the completion of an auto erase operation, the FMR07 bit in the FMR0 register indicates whether or not the auto erase operation has been completed as expected. (Refer to **22.3.8 Full Status Check**.)

Figure 22.11 shows a Flow Chart of the Block Erase Command Programming.

The lock bit protects each block from being programmed inadvertently. (Refer to **22.3.6 Data Protect Function**.)

In EW1 mode, do not execute this command on the block where the rewrite control program is allocated. In EW0 mode, the microcomputer enters read status register mode as soon as an auto erase operation starts. The status register can be read. The SR7 bit in the status register is set to "0" at the same time an auto erase operation starts. It is set to "1" when an auto erase operation is completed. The microcomputer remains in read status register mode until the read array command or read lock bit status command is written. Also execute the clear status register command and block erase command at least 3 times until an erase error is not generated when an erase error is generated.





22.3.5.6 Erase All Unlocked Block

The erase all unlocked block command erases all blocks except the block A.

By writing "xxA7h" in the first bus cycle and "xxD0h" in the second bus cycle, an auto erase (erase and verify) operation will run continuously in all blocks except the block A.

The FMR00 bit in the FMR0 register indicates whether an auto erase operation has been completed.

After the completion of an auto erase operation, the FMR07 bit in the FMR0 register indicates whether or not the auto erase operation has been completed as expected.

The lock bit can protect each block from being programmed inadvertently. (Refer to **22.3.6 Data Protect Function**.)

In EW1 mode, do not execute this command when the lock bit for any block storing the rewrite control program is set to "1" (unlocked) or when the FMR02 bit in the FMR0 register is set to "1" (lock bit disabled).

In EW0 mode, the microcomputer enters read status register mode as soon as an auto erase operation starts. The status register can be read. The SR7 bit in the status register is set to "0" (busy) at the same time an auto erase operation starts. It is set to "1" (ready) when an auto erase operation is completed. The microcomputer remains in read status register mode until the read array command or read lock bit status command is written.

Only blocks 0 to 12 can be erased by the erase all unlocked block command. The block A cannot be erased. Use the block erase command to erase the block A.

22.3.5.7 Lock Bit Program Command


The lock bit program command sets the lock bit for a specified block to "0" (locked).

By writing "xx77h" in the first bus cycle and "xxD0h" to the highest-order even address of a block in the second bus cycle, the lock bit for the specified block is set to "0". The address value specified in the first bus cycle must be the same highest-order even address of a block specified in the second bus cycle.

Figure 22.12 shows a Flow Chart of the Lock Bit Program Command Programming. Execute read lock bit status command to read lock bit state (lock bit data).

The FMR00 bit in the FMR0 register indicates whether a lock bit program operation is completed.

Refer to 22.3.6 Data Protect Function for details on lock bit functions and how to set it to "1" (unlocked).





22.3.5.8 Read Lock Bit Status Command (71h)

The read lock bit status command reads the lock bit state of a specified block.

By writing "xx71h" in the first bus cycle and "xxD0h" to the highest-order even address of a block in the second bus cycle, the FMR16 bit in the FMR1 register stores information on whether or not the lock bit of a specified block is locked. Read the FMR16 bit after the FMR00 bit in the FMR0 register is set to "1" (ready). Figure 22.13 shows a Flow Chart of the Read Lock Bit Status Command Programming.




Figure 22.13 Read Lock Bit Status Command

22.3.6 Data Protect Function

Each block in the flash memory has a nonvolatile lock bit. The lock bit is enabled by setting the FMR02 bit to "0" (lock bit enabled). The lock bit allows each block to be individually protected (locked) against program and erase. This helps prevent data from being inadvertently written to or erased from the flash memory.

- When the lock bit status is set to "0", the block is locked (block is protected against program and erase).
- When the lock bit status is set to "1", the block is not locked (block can be programmed or erased).

The lock bit status is set to "0" (locked) by executing the lock bit program command and to "1" (unlocked) by erasing the block. The lock bit status cannot be set to "1" by any commands. The lock bit status can be read by the read lock bit status command.

The lock bit function is disabled by setting the FMR02 bit to "1". All blocks are unlocked. However, individual lock bit status remains unchanged. The lock bit function is enabled by setting the FMR02 bit to "0". Lock bit status is retained.

If the block erase or erase all unlocked block command is executed while the FMR02 bit is set to "1", the target block or all blocks are erased regardless of lock bit status. The lock bit status of each block are set to "1" after an erase operation is completed.

Refer to 22.3.5 Software Commands for details on each command.

22.3.7 Status Register

The status register indicates the flash memory operation state and whether or not an erase or program operation is completed as expected. The FMR00, FMR06 and FMR07 bits in the FMR0 register indicate status register states.

Table 22.5 shows the Status Register.

In EW0 mode, the status register can be read when the followings occur.

- Any even address in the user ROM area is read after writing the read status register command.
- Any even address in the user ROM area is read from when the program, block erase, erase all unlocked block, or lock bit program command is executed until when the read array command is executed.

22.3.7.1 Sequence Status (SR7 and FMR00 Bits)

The sequence status indicates the flash memory operation state. It is set to "0" while the program, block erase, erase all unlocked block, lock bit program, or read lock bit status command is being executed; otherwise, it is set to "1".

22.3.7.2 Erase Status (SR5 and FMR07 Bits)

Refer to 22.3.8 Full Status Check.

22.3.7.3 Program Status (SR4 and FMR06 Bits)

Refer to 22.3.8 Full Status Check.

	etatae negion	•.			
Bits in Status	Bit in FMR0	Status name	Status name Definition		Value after
Register	Register	Status name	"0"	"1"	Reset
SR0 (D0)	-	Reserved	-	-	-
SR1 (D1)	-	Reserved	-	-	—
SR2 (D2)	-	Reserved	-	-	-
SR3 (D3)	-	Reserved	-	-	-
SR4 (D4)	FMR06	Program status	Terminated normally	Terminated in error	0
SR5 (D5)	FMR07	Erase status	Terminated normally	Terminated in error	0
SR6 (D6)	-	Reserved	-	-	—
SR7 (D7)	FMR00	Sequencer status	Busy	Ready	1

Table 22.5 Status Register

• D0 to D7: These data buses are read when the read status register command is executed.

• The FMR07 bit (SR5) and FMR06 bit (SR4) are set to "0" by executing the clear status register command.

• When the FMR07 bit (SR5) or FMR06 bit (SR4) is set to "1," the program, block erase, erase all unlocked block and lock bit program commands are not accepted.

22.3.8 Full Status Check

If an error occurs when a program or erase operation is completed, the FMR06 to FMR07 bits in the FMR0 register are set to "1", indicating a specific error. Therefore, execution results can be confirmed by checking these bits (full status check).

Table 22.6 lists Errors and FMR0 Register State. Figure 22.14 shows a flow chart of the Full Status Check and Handling Procedure for Each Error.

FMR00 Register (Status Register) State			
	/ /	Error	Error Occurrence Conditions
FMR07 bit	FMR06 bit	LIIOI	Error Occurrence Conditions
(SR5 bit)	(SR4 bit)		
		Command	Command is written incorrectly
1	1	Sequence error	 A value other than "xxD0h" or "xxFFh" is written in the
I	I		second bus cycle of the lock bit program, block erase or
			erase all unlocked block command ⁽¹⁾
		Erase error	 The block erase command is executed on a locked block
4	0		• The block erase or erase all unlocked block command is
1	0		executed on an unlock block and auto erase operation is
			not completed as expected ⁽²⁾
		Program error	• The program command is executed on locked blocks
			 The program command is executed on unlocked blocks
0	1		but program operation is not completed as expected
			• The lock bit program command is executed but program
			operation is not completed as expected ⁽²⁾

 Table 22.6
 Errors and FMR0 Register State

NOTES:

- 1. The flash memory enters read array mode by writing command code "xxFFh" in the second bus cycle of these commands. The command code written in the first bus cycle becomes invalid.
- 2. When the FMR02 bit is set to "1" (lock bit disabled), no error occurs even under the conditions above.




Figure 22.14 Full Status Check and Handling Procedure for Each Error

22.4 Standard Serial I/O Mode

In standard serial I/O mode, the serial programmer supporting the M16C/62P Group (M16C/62P, M16C/62PT) can be used to rewrite the flash memory user ROM area in the microcomputer mounted on a board.

For more information about the serial programmer, contact your serial programmer manufacturer. Refer to the user's manual included with your serial programmer for instructions.

Table 22.7 lists Pin Functions (Flash Memory Standard Serial I/O Mode). Figure 22.15 to Figure 22.18 show Pin Connections in Serial I/O Mode.

22.4.1 ID Code Check Function

The ID code check function determines whether the ID codes sent from the serial programmer matches those written in the flash memory. (Refer to **22.2 Functions To Prevent Flash Memory from Rewriting**.)

Pin	Name	I/O	Power Supply	Liescription
VCC1, VCC2, VSS	Power Input		-	Apply the Flash Program, Erase Voltage to VCC1 pin and VCC2 to the VCC2 pin. The VCC apply condition is that VCC2 \leq VCC1. Apply 0 V to VSS pin.
CNVSS	CNVSS	I	VCC1	Connect to VCC1 pin.
RESET	Reset Input	I	VCC1	Reset input pin. While RESET pin is "L" level, input a 20 cycle or longer clock to XIN pin.
XIN	Clock Input	Ι	VCC1	Connect a ceramic resonator or crystal oscillator
XOUT	Clock Output	0	VCC1	between XIN and XOUT pins. To input an externally generated clock, input it to XIN pin and open XOUT pin.
BYTE	BYTE	I	VCC1	Connect this pin to VCC1 or VSS.
AVCC, AVSS	Analog Power Supply Input			Connect AVSS to VSS and AVCC to VCC1, respectively.
VREF	Reference Voltage Input	I		Enter the reference voltage for A/D from this pin.
P0_0 to P0_7	Input Port P0	Ι	VCC2	Input "H" or "L" level signal or open.
P1_0 to P1_7	Input Port P1	I	VCC2	Input "H" or "L" level signal or open.
P2_0 to P2_7	Input Port P2	Ι	VCC2	Input "H" or "L" level signal or open.
P3_0 to P3_7	Input Port P3	Ι	VCC2	Input "H" or "L" level signal or open.
P4_0 to P4_7	Input Port P4	Ι	VCC2	Input "H" or "L" level signal or open.
P5_1 to P5_4, P5_6, P5_7	Input Port P5	I	VCC2	Input "H" or "L" level signal or open.
P5_0	CE Input	I	VCC2	Input "H" level signal.
P5_5	EPM Input	I	VCC2	Input "L" level signal.
P6_0 to P6_3	Input Port P6	I	VCC1	Input "H" or "L" level signal or open.
P6_4/RTS1	BUSY Output	0	VCC1	Standard serial I/O mode 1: BUSY signal output pin Standard serial I/O mode 2: Monitors the boot program operation check signal output pin.
P6_5/CLK1	SCLK Input	I	VCC1	Standard serial I/O mode 1: Serial clock input pin Standard serial I/O mode 2: Input "L".
P6_6/RXD1	RXD Input	Ι	VCC1	Serial data input pin.
P6_7/TXD1	TXD Input	0	VCC1	Serial data output pin. ⁽²⁾
P7_0 to P7_7	Input Port P7	Ι	VCC1	Input "H" or "L" level signal or open.
P8_0 to P8_3, P8_6, P8_7	Input Port P8	Ι	VCC1	Input "H" or "L" level signal or open.
P8_4	P8_4 input	I	VCC1	Input "L" level signal. ⁽³⁾
P8_5/NMI	NMI Input	I	VCC1	Connect this pin to VCC1.
P9_0 to P9_7	Input Port P9	Ι	VCC1	Input "H" or "L" level signal or open.
P10_0 to P10_7	Input Port P10	I	VCC1	Input "H" or "L" level signal or open.
P11_0 to P11_7	Input Port P11	I	VCC1	Input "H" or "L" level signal or open. ⁽¹⁾
P12_0 to P12_7	Input Port P12	I	VCC2	Input "H" or "L" level signal or open. ⁽¹⁾
P13_0 to P13_7	Input Port P13	I	VCC2	Input "H" or "L" level signal or open. ⁽¹⁾
P14_0, P14_1	Input Port P14	I	VCC1	Input "H" or "L" level signal or open. (1)

 Table 22.7
 Pin Functions (Flash Memory Standard Serial I/O Mode)

1. Available in only the 128-pin version.

- 2. When using the standard serial I/O mode, the internal pull-up is enabled for the TXD1 (P6_7) pin while the RESET pin is "L".
- 3. When using the standard serial I/O mode, the P0_0 to P0_7, P1_0 to P1_7 pins may become indeterminate while the P8_4 pin is "H" and the RESET pin is "L". If this causes a program, apply "L" to the P8_4 pin.






Figure 22.15 Pin Connections for Serial I/O Mode (1)








Figure 22.17 Pin Connections for Serial I/O Mode (3)






Figure 22.18 Pin Connections for Serial I/O Mode (4)

22.4.2 Example of Circuit Application in the Standard Serial I/O Mode

Figure 22.19 and Figure 22.20 show example of Circuit Application in Standard Serial I/O Mode 1 and Mode 2, respectively. Refer to the user's manual of your serial programmer to handle pins controlled by the serial programmer.





22.5 Parallel I/O Mode

In parallel I/O mode, the user ROM area and the boot ROM area can be rewritten by a parallel programmer supporting the M16C/62P Group (M16C/62P, M16C/62PT). Contact your parallel programmer manufacturer for more information on the parallel programmer. Refer to the user's manual included with your parallel programmer for instructions.

22.5.1 User ROM and Boot ROM Areas

An erase block operation in the boot ROM area is applied to only one 4 Kbyte block. The rewrite control program in standard serial I/O mode is written in the boot ROM area before shipment. Do not rewrite the boot ROM area if using the serial programmer.

In parallel I/O mode, the boot ROM area is located in addresses 0FF000h to 0FFFFFh. Rewrite this address range only if rewriting the boot ROM area. (Do not access addresses other than addresses 0FF000h to 0FFFFFh.)

22.5.2 ROM Code Protect Function

The ROM code protect function prevents the flash memory from being read and rewritten in parallel I/O mode. (Refer to **22.2 Functions To Prevent Flash Memory from Rewriting**.)

23. Electrical Characteristics

23.1 Electrical Characteristics (M16C/62P)

Table 23.1	Absolute	Maximum	Ratings
------------	----------	---------	---------

Symbol		Parameter	Condition	Rated Value	Unit
VCC1, VCC2	Supply Voltage		Vcc1=AVcc	-0.3 to 6.5	V
VCC2	Supply Voltage		Vcc2	-0.3 to Vcc1+0.1	V
AVcc	Analog Supply V	oltage	Vcc1=AVcc	-0.3 to 6.5	V
VI	Input Voltage	RESET, CNVSS, BYTE, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1, VREF, XIN		-0.3 to Vcc1+0.3 ⁽¹⁾	V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7		-0.3 to Vcc2+0.3 ⁽¹⁾	V
		P7_0, P7_1		-0.3 to 6.5	V
Vo	Output Voltage	P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1, XOUT		-0.3 to Vcc1+0.3 ⁽¹⁾	V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7		-0.3 to Vcc2+0.3 ⁽¹⁾	V
		P7_0, P7_1		-0.3 to 6.5	V
Pd	Power Dissipation	n	–40°C <topr≤85°c< td=""><td>300</td><td>mW</td></topr≤85°c<>	300	mW
Topr	Operating Ambient	When the Microcomputer is Operating		-20 to 85 / -40 to 85	°C
	Temperature	Flash Program Erase		0 to 60	
Tstg	Storage Temper	ature		-65 to 150	°C

NOTES:

1. There is no external connections for port P1_0 to P1_7, P4_4 to P4_7, P7_2 to P7_5 and P9_1 in 80-pin version.

Currente e l		Demension	Standard Min. Typ. Max. 2.7 5.0 5.5		1.1	
Symbol		Parameter			Unit	
VCC1, VCC2	Supply Voltage ((Vcc1 ≥ Vcc2)	2.7	5.0	5.5	V
AVcc	Analog Supply V	/oltage		Vcc1		V
Vss	Supply Voltage			0		V
AVss	Analog Supply V	/oltage		0		V
Vih	HIGH Input Voltage	P3_1 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7	0.8Vcc2		VCC2	V
	-	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 (during single-chip mode)	0.8Vcc2		Vcc2	V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 (data input during memory expansion and microprocessor mode)	0.5Vcc2		VCC2	V
		P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1, XIN, RESET, CNVSS, BYTE	0.8Vcc1		Vcc1	V
		P7_0, P7_1	0.8Vcc1		6.5	V
VIL	LOW Input Voltage	P3_1 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7	0		0.2Vcc2	V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 (during single-chip mode)	0		0.2Vcc2	V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 (data input during memory expansion and microprocessor mode)	0		0.16Vcc2	V
		P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1, XIN, RESET, CNVSS, BYTE	0		0.2Vcc	V
IOH(peak)	HIGH Peak Output Current	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1			-10.0	mA
IOH(avg)	HIGH Average Output Current	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1			-5.0	mA
IOL(peak)	LOW Peak Output Current	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1			10.0	mA
IOL(avg)	LOW Average Output Current	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1			5.0	mA

 Table 23.2
 Recommended Operating Conditions (1) ⁽¹⁾


- 1. Referenced to Vcc1 = Vcc2 = 2.7 to 5.5V at Topr = -20 to 85°C / -40 to 85°C unless otherwise specified.
- 2. The Average Output Current is the mean value within 100ms.
- 3. The total IOL(peak) for ports P0, P1, P2, P8_6, P8_7, P9, P10, P11, P14_0, and P14_1 must be 80mA max. The total IOL(peak) for ports P3, P4, P5, P6, P7, P8_0 to P8_4, P12, and P13 must be 80mA max. The total IOH(peak) for ports P0, P1, and P2 must be -40mA max. The total IOH(peak) for ports P3, P4, P5, P12, and P13 must be -40mA max. The total IOH(peak) for ports P6, P7, and P8_0 to P8_4 must be -40mA max. The total IOH(peak) for ports P3, P4, P5, P12, and P13 must be -40mA max. The total IOH(peak) for ports P6, P7, and P8_0 to P8_4 must be -40mA max. The total IOH(peak) for ports P8_6, P8_7, P9, P10, P14_0, and P14_1 must be -40mA max. Set Average Output Current to 1/2 of peak. The total IOH(peak) for ports P8_6, P8_7, P9, P10, P11, P14_0, and P14_1 must be -40mA max.
 - As for 80-pin version, the total IOL(peak) for all ports and IOH(peak) must be 80mA. max. due to one Vcc and one Vss.
- 4. There is no external connections for port P1_0 to P1_7, P4_4 to P4_7, P7_2 to P7_5 and P9_1 in 80-pin version.


Symbol	Symbol Parameter			Standar	d	Linit	
Symbol	Parameter		Min.	Тур.	rd Max. 16 20xVcc1 -44 50 2 24 46.67xVcc1 -116 24 20	Unit	
f(XIN)	Main Clock Input Oscillation Frequency (2)	VCC1=3.0V to 5.5V	0		16	MHz	
		VCC1=2.7V to 3.0V	0			MHz	
f(XCIN)	Sub-Clock Oscillation Frequency			32.768	50	kHz	
f(Ring)	On-chip Oscillation Frequency		0.5	1	2	MHz	
f(PLL)	PLL Clock Oscillation Frequency ⁽²⁾	VCC1=3.0V to 5.5V	10		24	MHz	
		VCC1=2.7V to 3.0V	10			MHz	
f(BCLK)	CPU Operation Clock		0		24	MHz	
ts∪(PLL)	PLL Frequency Synthesizer Stabilization	VCC1=5.5V			20	ms	
	Wait Time	VCC1=3.0V			50	ms	

Recommended Operating Conditions (2) (1) **Table 23.3**


1. Referenced to Vcc1 = Vcc2 = 2.7 to 5.5V at Topr = -20 to 85°C / -40 to 85°C unless otherwise specified.

2. Relationship between main clock oscillation frequency, and supply voltage.





PLL clock oscillation frequency



Symbol	Paramete	r	Measuring Condition Standard		Unit			
Symbol	Falamete	1	1	vieasuring condition	Min.	71 -		Offic
-	Resolution		Vref=V	CC1			10	Bits
INL	Integral Non-Linearity Error	10bit	VREF= VCC1= 5V	AN0 to AN7 input, AN0_0 to AN0_7 input, AN2_0 to AN2_7 input, ANEX0, ANEX1 input			±3	LSB
				External operation amp connection mode			±7	LSB
			VREF= VCC1= 3.3V	AN0 to AN7 input, AN0_0 to AN0_7 input, AN2_0 to AN2_7 input, ANEX0, ANEX1 input			±5	LSB
				External operation amp connection mode			±7	LSB
1		8bit	Vref=V	/cc1=5V, 3.3V			±2	LSB
_	Absolute Accuracy	10bit	VREF= VCC1= 5V	AN0 to AN7 input, AN0_0 to AN0_7 input, AN2_0 to AN2_7 input, ANEX0, ANEX1 input			±3	LSB
				External operation amp connection mode			±7	LSB
			VREF= VCC1 =3.3V	AN0 to AN7 input, AN0_0 to AN0_7 input, AN2_0 to AN2_7 input, ANEX0, ANEX1 input			±5	LSB
				External operation amp connection mode			±7	LSB
	8bit		VREF=VCC1=5V, 3.3V				±2	LSB
1	Tolerance Level Impedan	се				3		kΩ
DNL	Differential Non-Linearity	Error					±1	LSB
_	Offset Error						±3	LSB
-	Gain Error						±3	LSB
RLADDER	Ladder Resistance		Vref=V	/CC1	10		40	kΩ
tCONV	10-bit Conversion Time, S Available	Sample & Hold	Vref=V	/cc1=5V, ∳AD=12MHz	2.75			μs
tCONV	8-bit Conversion Time, Sa Available	ample & Hold	VREF=V	/cc1=5V, ∳AD=12MHz	2.33			μs
t SAMP	Sampling Time				0.25			μS
Vref	Reference Voltage				2.0		Vcc1	V
VIA	Analog Input Voltage				0		VREF	V

Table 23.4	A/D Conversion	n Characteristics (1)

1. Referenced to Vcc1=AVcc=VREF=3.3 to 5.5V, Vss=AVss=0V at Topr = -20 to 85°C / -40 to 85°C unless otherwise specified.

2. If Vcc1 > Vcc2, do not use AN0_0 to AN0_7 and AN2_0 to AN2_7 as analog input pins.

3. ϕ AD frequency must be 12 MHz or less. And divide the fAD if Vcc1 is less than 4.0V, and ϕ AD frequency into 10 MHz or less.

4. When sample & hold is disabled, ϕAD frequency must be 250 kHz or more, in addition to the limitation in Note 3.

When sample & hold is enabled, ϕAD frequency must be 1MHz or more, in addition to the limitation in Note 3.

Table 23.5	D/A Conversion Characteristics	(1)				
Symbol	Parameter	Measuring Condition		Standard		
			Min.	Тур.	Max.	Unit
-	Resolution				8	Bits
-	Absolute Accuracy				1.0	%
ts∪	Setup Time				3	μS
Ro	Output Resistance		4	10	20	kΩ
IVREF	Reference Power Supply Input Current	(NOTE 2)			1.5	mA

Table 23.5 D/A Conversion Characteristics ⁽¹⁾

NOTES:

1. Referenced to Vcc1=VREF=3.3 to 5.5V, Vss=AVss=0V at Topr = -20 to 85°C / -40 to 85°C unless otherwise specified.

2. This applies when using one D/A converter, with the D/A register for the unused D/A converter set to "00h". The resistor ladder of the A/D converter is not included. Also, when D/A register contents are not "00h", the IVREF will flow even if Vref id disconnected by the A/D control register.

Table 23.6Flash Memory Version Electrical Characteristics (1) for 100 cycle products (D3, D5, U3, U5)

Sympol	Parameter		Standard			Linit
Symbol			Min.	Тур.	Max.	Unit
-	Program and Erase Endurance ⁽³⁾		100			cycle
-	Word Program Time (Vcc1=5.0V)			25	200	μs
-	Lock Bit Program Time			25	200	μs
-	Block Erase Time	4-Kbyte block		0.3	4	S
-	(Vcc1=5.0V)	8-Kbyte block		0.3	4	S
-	7	32-Kbyte block		0.5	4	S
-	7	64-Kbyte block		0.8	4	S
-	Erase All Unlocked Blocks Time (2)	•			4×n	S
tPS	Flash Memory Circuit Stabilization Wait Time				15	μs
-	Data Hold Time ⁽⁵⁾		10			year

Table 23.7Flash Memory Version Electrical Characteristics (6) for 10,000 cycle products (D7, D9,
U7, U9) (Block A and Block 1 (7))

Symbol	Parameter		Standard			Unit
Symbol			Symbol Parameter	Min.	Тур.	Max.
-	Program and Erase Endurance ^(3, 8, 9)		10,000 (4)			cycle
-	Word Program Time (Vcc1=5.0V)			25		μS
-	Lock Bit Program Time			25		μS
-	Block Erase Time (Vcc1=5.0V)	4-Kbyte block		0.3		S
tps	Flash Memory Circuit Stabilization Wait Time	•			15	μS
-	Data Hold Time ⁽⁵⁾		10			year

NOTES:

1. Referenced to Vcc1=4.5 to 5.5V, 3.0 to 3.6V at Topr = 0 to 60 °C (D3, D5, U3, U5) unless otherwise specified.

2. n denotes the number of block erases.

3. Program and Erase Endurance refers to the number of times a block erase can be performed.

If the program and erase endurance is n (n=100, 1,000, or 10,000), each block can be erased n times.

For example, if a 4 Kbytes block A is erased after writing 1 word data 2,048 times, each to a different address, this counts as one program and erase endurance. Data cannot be written to the same address more than once without erasing the block. (Rewrite prohibited)

- 4. Maximum number of E/W cycles for which operation is guaranteed.
- 5. Topr = -40 to 85 °C (D3, D7, U3, U7) / -20 to 85 °C (D5, D9, U5, U9).
- 6. Referenced to Vcc1 = 4.5 to 5.5V, 3.0 to 3.6V at Topr = -40 to 85 °C (D7, U7) / -20 to 85 °C (D9, U9) unless otherwise specified.
- 7. Table 23.7 applies for block A or block 1 program and erase endurance > 1,000. Otherwise, use Table 23.6.
- 8. To reduce the number of program and erase endurance when working with systems requiring numerous rewrites, write to unused word addresses within the block instead of rewrite. Erase block only after all possible addresses are used. For example, an 8-word program can be written 256 times maximum before erase becomes necessary. Maintaining an equal number of erasure between block A and block 1 will also improve efficiency. It is important to track the total number of times erasure is used.
- 9. Should erase error occur during block erase, attempt to execute clear status register command, then block erase command at least three times until erase error disappears.
- 10. Set the PM17 bit in the PM1 register to "1" (wait state) when executing more than 100 times rewrites (D7, D9, U7 and U9).
- 11. Customers desiring E/W failure rate information should contact their Renesas technical support representative.

Table 23.8Flash Memory Version Program / Erase Voltage and Read Operation Voltage
Characteristics (at Topr = 0 to 60 °C(D3, D5, U3, U5), Topr = -40 to 85 °C(D7, U7) / Topr =
-20 to 85 °C(D9, U9))

Flash Program, Erase Voltage	Flash Read Operation Voltage			
Vcc1 = 3.3 V ± 0.3 V or 5.0 V ± 0.5 V	Vcc1=2.7 to 5.5 V			

Symbol	Parameter	Measuring Condition		Unit		
		Measuring Condition	Min.	Тур.	Max.	Unit
Vdet4	Low Voltage Detection Voltage (1)	Vcc1=0.8V to 5.5V	3.3	3.8	4.4	V
Vdet3	Reset Level Detection Voltage (1, 2)		2.2	2.8	3.6	V
Vdet4-Vdet3	Electric potential difference of Low Voltage Detection and Reset Level Detection		0.3			V
Vdet3s	Low Voltage Reset Retention Voltage				0.8	V
Vdet3r	Low Voltage Reset Release Voltage (3)]	2.2	2.9	4.0	V

 Table 23.9
 Low Voltage Detection Circuit Electrical Characteristics

NOTES:

1. Vdet4 > Vdet3.

2. Where reset level detection voltage is less than 2.7 V, if the supply power voltage is greater than the reset level detection voltage, the microcomputer operates with f(BCLK) ≤ 10MHz.

3. Vdet3r > Vdet3 is not guaranteed.

4. The voltage detection circuit is designed to use when VCC1 is set to 5V.

Table 23.10 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Measuring Condition	Standard			Unit
Symbol		Measuring Condition	Min.	Тур.	Max.	Onit
td(P-R)	Time for Internal Power Supply Stabilization During Powering-On	Vcc1=2.7V to 5.5V			2	ms
td(R-S)	STOP Release Time				150	μS
td(W-S)	Low Power Dissipation Mode Wait Mode Release Time				150	μs
td(S-R)	Brown-out Detection Reset (Hardware Reset 2) Release Wait Time	VCC1=Vdet3r to 5.5V		6 ⁽¹⁾	20	ms
td(E-A)	Low Voltage Detection Circuit Operation Start Time	Vcc1=2.7V to 5.5V			20	μs

NOTES:

1. When Vcc1 = 5V.

M16C/62P Group (M16C/62P, M16C/62PT)




Figure 23.1 Power Supply Circuit Timing Diagram

Symbol	Parameter		Measuring Condition	Standard			Unit	
Symbol		Falameter		Measuring Condition	Min.	Тур.	Max.	Unit
Vон	HIGH Output Voltage ⁽³⁾	P6_0 to P6_7, P7_2 to P7_7 P8_6, P8_7, P9_0 to P9_7, I P11_0 to P11_7, P14_0, P14	P10_0 to P10_7,	IOH=-5mA	Vcc1-2.0		Vcc1	v
		P0_0 to P0_7, P1_0 to P1_7 P3_0 to P3_7, P4_0 to P4_7 P12_0 to P12_7, P13_0 to P	, P5_0 to P5_7,	IOH=-5mA ⁽²⁾	Vcc2-2.0		Vcc2	
Vон	HIGH Output Voltage ⁽³⁾	P6_0 to P6_7, P7_2 to P7_7 P8_6, P8_7, P9_0 to P9_7, I P11_0 to P11_7, P14_0, P14	P10_0 to P10_7,	ОН=-200μА	Vcc1-0.3		Vcc1	v
		P0_0 to P0_7, P1_0 to P1_7 P3_0 to P3_7, P4_0 to P4_7 P12_0 to P12_7, P13_0 to P	, P5_0 to P5_7,	IOH=-200µA ⁽²⁾	Vcc2-0.3		Vcc2	
Vон	HIGH Outpu	t Voltage XOUT	HIGHPOWER	IOH=-1mA	Vcc1-2.0		VCC1	V
			LOWPOWER	IOH=-0.5mA	Vcc1-2.0		Vcc1	v
	HIGH Outpu	t Voltage XCOUT	HIGHPOWER	With no load applied		2.5		
			LOWPOWER	With no load applied		1.6		V
Vol	LOW Output Voltage ⁽³⁾	P6_0 to P6_7, P7_0 to P7_7 P8_6, P8_7, P9_0 to P9_7, I P11_0 to P11_7, P14_0, P14	P10_0 to P10_7,	IOL=5mA			2.0	v
		P0_0 to P0_7, P1_0 to P1_7 P3_0 to P3_7, P4_0 to P4_7 P12_0 to P12_7, P13_0 to P	, P5_0 to P5_7,	IOL=5mA ⁽²⁾			2.0	
Vol	LOW Output Voltage ⁽³⁾	P6_0 to P6_7, P7_0 to P7_7 P8_6, P8_7, P9_0 to P9_7, I P11_0 to P11_7, P14_0, P14	P10_0 to P10_7,	IOL=200μA			0.45	v
		P0_0 to P0_7, P1_0 to P1_7 P3_0 to P3_7, P4_0 to P4_7 P12_0 to P12_7, P13_0 to P	, P5_0 to P5_7,	IOL=200μA ⁽²⁾			0.45	
Vol	LOW Output	Voltage XOUT	HIGHPOWER	IOL=1mA			2.0	V
			LOWPOWER	IOL=0.5mA			2.0	v
	LOW Output	Voltage XCOUT	HIGHPOWER	With no load applied		0		
			LOWPOWER	With no load applied		0		V
Vt+-Vt-	Hysteresis	HOLD, RDY, TAOIN to TA4II INTO to INT5, NMI, ADTRG, I TAOOUT to TA4OUT, KIO to SCL0 to SCL2, SDA0 to SD/	CTS0 to CTS2, CLK0 to CLK4, KI3, RXD0 to RXD2,		0.2		1.0	v
Vt+-Vt-	Hysteresis	RESET			0.2		2.5	V
Ін	HIGH Input Current ⁽³⁾		12_7, P13_0 to P13_7,	VI=5V			5.0	μΑ
lı∟	LOW Input Current ⁽³⁾		12_7, P13_0 to P13_7,	VI=0V			-5.0	μA
Rpullup	Pull-Up Resistance (3)	P4_0 to P4_7, P5_0 to P5_7	P2_0 to P2_7, P3_0 to P3_7, , P6_0 to P6_7, P7_2 to P7_7, P9_0 to P9_7, P10_0 to P10_7, 12_7, P13_0 to P13_7,	VI=0V	30	50	170	kΩ
Rfxin	Feedback R	esistance XIN				1.5		MΩ
Rfxcin	Feedback R	esistance XCIN				15		MΩ
Vram	RAM Retent	ion Voltage		At stop mode	2.0			V

 Table 23.11
 Electrical Characteristics (1) (1)

NOTES: 1. Referenced to Vcc1=Vcc2=4.2 to 5.5V, Vss = 0V at Topr = -20 to 85°C / -40 to 85°C, f(BCLK)=24MHz unless otherwise

specified. 2. Where the product is used at Vcc1 = 5 V and Vcc2 = 3 V, refer to the 3 V version value for the pin specified value on Vcc2 port side.

3. There is no external connections for port P1_0 to P1_7, P4_4 to P4_7, P7_2 to P7_5 and P9_1 in 80-pin version.

Symbol	Paramet	or	Measuring Condition		:	Standard	b	Unit
Symbol	Falamen	.			Min. Typ. Max.		UIII	
Icc	Power Supply Current (Vcc1=Vcc2=4.0V to 5.5V)	In single-chip mode, the output	Mask ROM	f(BCLK)=24MHz No division, PLL operation		14	20	mA
	· · · · · · · · · · · · · · · · · · ·	pins are open and other pins are Vss		No division, On-chip oscillation		1		mA
			Flash Memory	f(BCLK)=24MHz, No division, PLL operation		18	27	mA
				No division, On-chip oscillation		1.8		mA
		Program V	f(BCLK)=10MHz, VCC1=5.0V		15		mA	
			Flash Memory Erase	f(BCLK)=10MHz, VCC1=5.0V		25		mA
			Mask ROM	f(XCIN)=32kHz Low power dissipation mode, ROM ⁽³⁾		25		μA
			, , , , , , , , , , , , , , , , , , , ,	f(BCLK)=32kHz Low power dissipation mode, RAM ⁽³⁾		25		μA
				f(BCLK)=32kHz Low power dissipation mode, Flash Memory ⁽³⁾		420		μA
				On-chip oscillation, Wait mode		50		μA
			Mask ROM Flash Memory	f(BCLK)=32kHz Wait mode ⁽²⁾ , Oscillation capability High		7.5		μA
				f(BCLK)=32kHz Wait mode ⁽²⁾ , Oscillation capability Low		2.0		μA
				Stop mode Topr =25°C		0.8	3.0	μA
det4	Low Voltage Detection Diss	sipation Current (4)				0.7	4	μA
Idet3	Reset Area Detection Dissi	pation Current (4)				1.2	8	μA

Table 23.12 Electrical Characteristics (2) (1)

NOTES:
1. Referenced to Vcc1=Vcc2=4.2 to 5.5V, Vss = 0V at Topr = -20 to 85°C / -40 to 85°C, f(BCLK)=24MHz unless otherwise specified.
2. With one timer operated using fC32.
3. This indicates the memory in which the program to be executed exists.
4. Idet is dissipation current when the following bit is set to "1" (detection circuit enabled).

Idet4: VC27 bit in the VCR2 register

Idet3: VC26 bit in the VCR2 register

Timing Requirements

(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = -20 to 85° C / -40 to 85° C unless otherwise specified)

Table 23.13 External Clock Input (XIN input) (1)

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Offic
tc	External Clock Input Cycle Time	62.5		ns
ťw(H)	External Clock Input HIGH Pulse Width	25		ns
ťw(L)	External Clock Input LOW Pulse Width	25		ns
tr	External Clock Rise Time		15	ns
tr	External Clock Fall Time		15	ns

NOTES:

1. The condition is Vcc1=Vcc2=3.0 to 5.0V.

Table 23.14 Memory Expansion Mode and Microprocessor Mode

Symbol	Parameter	Star	Standard		
		Min.	Max.	Unit	
tac1(RD-DB)	Data Input Access Time (for setting with no wait)		(NOTE 1)	ns	
tac2(RD-DB)	Data Input Access Time (for setting with wait)		(NOTE 2)	ns	
tac3(RD-DB)	Data Input Access Time (when accessing multiplex bus area)		(NOTE 3)	ns	
tsu(DB-RD)	Data Input Setup Time	40		ns	
tsu(RDY-BCLK)	RDY Input Setup Time	30		ns	
tsu(HOLD-BCLK)	HOLD Input Setup Time	40		ns	
th(RD-DB)	Data Input Hold Time	0		ns	
th(BCLK-RDY)	RDY Input Hold Time	0		ns	
th(BCLK-HOLD)	HOLD Input Hold Time	0		ns	

NOTES:

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 45[ns]$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5)x10^9}{f(BCLK)} - 45[ns]$$
n is "2" for 1-wait setting, "3" for 2-wait setting and "4" for 3-wait setting

$$\frac{(n-0.5)x10^9}{f(BCLK)} - 45[ns]$$
 n is "2" for 2-wait setting, "3" for 3-wait setting.

Timing Requirements

(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = -20 to 85° C / -40 to 85° C unless otherwise specified)

Table 23.15 Timer A Input (Counter Input in Event Counter Mode)

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Unit
tc(TA)	TAilN Input Cycle Time	100		ns
tw(TAH)	TAilN Input HIGH Pulse Width	40		ns
tw(TAL)	TAIIN Input LOW Pulse Width	40		ns

Table 23.16 Timer A Input (Gating Input in Timer Mode)

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Unit
tc(TA)	TAilN Input Cycle Time	400		ns
tw(TAH)	TAilN Input HIGH Pulse Width	200		ns
tw(TAL)	TAiIN Input LOW Pulse Width	200		ns

Table 23.17 Timer A Input (External Trigger Input in One-shot Timer Mode)

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Unit
tc(TA)	TAiIN Input Cycle Time	200		ns
tw(TAH)	TAIIN Input HIGH Pulse Width	100		ns
ťw(TAL)	TAIIN Input LOW Pulse Width	100		ns

Table 23.18 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Offic
tw(TAH)	TAilN Input HIGH Pulse Width	100		ns
tw(TAL)	TAIIN Input LOW Pulse Width	100		ns

Table 23.19 Timer A Input (Counter Increment/Decrement Input in Event Counter Mode)

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Offic
tc(UP)	TAiOUT Input Cycle Time	2000		ns
tw(UPH)	TAiOUT Input HIGH Pulse Width	1000		ns
tw(UPL)	TAiOUT Input LOW Pulse Width	1000		ns
tsu(UP-TIN)	TAiOUT Input Setup Time	400		ns
th(TIN-UP)	TAiOUT Input Hold Time	400		ns

Table 23.20 Timer A Input (Two-phase Pulse Input in Event Counter Mode)

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Offic
tc(TA)	TAiIN Input Cycle Time	800		ns
tsu(TAIN-TAOUT)	TAiOUT Input Setup Time	200		ns
tsu(TAOUT-TAIN)	TAilN Input Setup Time	200		ns

Timing Requirements

(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = -20 to 85° C / -40 to 85° C unless otherwise specified)

Table 23.21 Timer B Input (Counter Input in Event Counter Mode)

Symbol		Star	Unit	
Symbol	Farameter	Min.	Max.	Onit
tc(TB)	TBiIN Input Cycle Time (counted on one edge)	100		ns
tw(TBH)	TBiIN Input HIGH Pulse Width (counted on one edge)	40		ns
tw(TBL)	TBiIN Input LOW Pulse Width (counted on one edge)	40		ns
tc(TB)	TBiIN Input Cycle Time (counted on both edges)	200		ns
tw(TBH)	TBiIN Input HIGH Pulse Width (counted on both edges)	80		ns
tw(TBL)	TBiIN Input LOW Pulse Width (counted on both edges)	80		ns

Table 23.22 Timer B Input (Pulse Period Measurement Mode)

Symbol Parameter	Stan	Unit		
Symbol	Farameter	Min.	Max.	Unit
tc(TB)	TBilN Input Cycle Time	400		ns
tw(TBH)	TBilN Input HIGH Pulse Width	200		ns
tw(TBL)	TBiIN Input LOW Pulse Width	200		ns

Table 23.23 Timer B Input (Pulse Width Measurement Mode)

Symbol	Symbol Parameter tc(TB) TBilN Input Cycle Time	Stan	Unit	
Symbol			Max.	Offic
tc(TB)	TBilN Input Cycle Time	400		ns
tw(TBH)	TBilN Input HIGH Pulse Width	200		ns
tw(TBL)	TBiIN Input LOW Pulse Width	200		ns

Table 23.24 A/D Trigger Input

Symbol Parameter	Unit			
Symbol	Farameter	Min. Max.	Max.	Unit
tc(AD)	ADTRG Input Cycle Time	1000		ns
tw(ADL)	ADTRG input LOW Pulse Width	125		ns

Table 23.25 Serial Interface

Symbol	Parameter	Stan	Unit	
Symbol	Farameter	Min.	Max.	Unit
tc(CK)	CLKi Input Cycle Time	200		ns
tw(CKH)	CLKi Input HIGH Pulse Width	100		ns
tw(CKL)	CLKi Input LOW Pulse Width	100		ns
td(C-Q)	TXDi Output Delay Time		80	ns
th(C-Q)	TXDi Hold Time	0		ns
tsu(D-C)	RXDi Input Setup Time	70		ns
t h(C-D)	RXDi Input Hold Time	90		ns

Table 23.26 External Interrupt INTi Input

Symbol	H) INTi Input HIGH Pulse Width 22	Stan	Unit	
Symbol		Min.	Max.	Onit
tw(INH)	INTi Input HIGH Pulse Width	250		ns
tw(INL)	INTi Input LOW Pulse Width	250		ns

Switching Characteristics

(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = -20 to 85°C / -40 to 85°C unless otherwise specified)

Table 23.27	7 Memory Expansion and Microprocessor Modes (for setting with	no wait)
-------------	---	----------

Cumbal	Deremeter	_		Standard	
Symbol	Parameter		Min.	Max.	Unit
td(BCLK-AD)	Address Output Delay Time			25	ns
th(BCLK-AD)	Address Output Hold Time (in relation to BCLK)		4		ns
th(RD-AD)	Address Output Hold Time (in relation to RD)		0		ns
th(WR-AD)	Address Output Hold Time (in relation to WR)		(NOTE 2)		ns
td(BCLK-CS)	Chip Select Output Delay Time			25	ns
th(BCLK-CS)	Chip Select Output Hold Time (in relation to BCLK)		4		ns
td(BCLK-ALE)	ALE Signal Output Delay Time			15	ns
th(BCLK-ALE)	ALE Signal Output Hold Time		-4		ns
td(BCLK-RD)	RD Signal Output Delay Time	See Figure 23.2		25	ns
th(BCLK-RD)	RD Signal Output Hold Time	Figure 23.2	0		ns
td(BCLK-WR)	WR Signal Output Delay Time			25	ns
th(BCLK-WR)	WR Signal Output Hold Time		0		ns
td(BCLK-DB)	Data Output Delay Time (in relation to BCLK)			40	ns
th(BCLK-DB)	Data Output Hold Time (in relation to BCLK) ⁽³⁾		4		ns
td(DB-WR)	Data Output Delay Time (in relation to WR)		(NOTE 1)		ns
th(WR-DB)	Data Output Hold Time (in relation to WR) (3)		(NOTE 2)		ns
td(BCLK-HLDA)	HLDA Output Delay Time			40	ns

NOTES:


1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} = 40[ns] \qquad f(BCLK) \text{ is } 12.5 \text{MHz or less.}$$

2. Calculated according to the BCLK frequency as follows:

3. This standard value shows the timing when the output is off, and does not show hold time of data bus. Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value. Hold time of data bus is expressed in t = -CR X ln (1-VoL / Vcc2) by a circuit of the right figure. For example, when VoL = 0.2Vcc2, C = 30pF, R = 1kΩ, hold time of output "L" level is t = -30pF X 1k Ω X ln(1-0.2Vcc2 / Vcc2)

= 6.7ns.






Figure 23.2 Ports P0 to P14 Measurement Circuit

Switching Characteristics

(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = -20 to 85°C / -40 to 85°C unless otherwise specified)

Table 23.28 Memory Expansion and Microprocessor Modes (for 1- to 3-wait setting and external area access)

Symbol	Parameter	Min. Max. 25 4 0 0 (NOTE 2) 25 4 0 25 4 15 -4 -4 25 0 25 0 25 0 25 0 25 0 25 0 25 0 25 0 40 4 40 4 0 0 25 0 25 0 25 0 25 0 40 4 0 (NOTE 1) 0 (NOTE 2) 0	Unit		
Symbol	Falanielei		Min.	Max.	Unit
td(BCLK-AD)	Address Output Delay Time			25	ns
th(BCLK-AD)	Address Output Hold Time (in relation to BCLK)		4		ns
th(RD-AD)	Address Output Hold Time (in relation to RD)		0		ns
th(WR-AD)	Address Output Hold Time (in relation to WR)		(NOTE 2)		ns
td(BCLK-CS)	Chip Select Output Delay Time			25	ns
th(BCLK-CS)	Chip Select Output Hold Time (in relation to BCLK)		4		ns
td(BCLK-ALE)	ALE Signal Output Delay Time			15	ns
th(BCLK-ALE)	ALE Signal Output Hold Time		-4		ns
td(BCLK-RD)	RD Signal Output Delay Time			25	ns
th(BCLK-RD)	RD Signal Output Hold Time	Tigure 23.2	0		ns
td(BCLK-WR)	WR Signal Output Delay Time			25	ns
th(BCLK-WR)	WR Signal Output Hold Time		0		ns
td(BCLK-DB)	Data Output Delay Time (in relation to BCLK)			40	ns
th(BCLK-DB)	Data Output Hold Time (in relation to BCLK) (3)		4		ns
td(DB-WR)	Data Output Delay Time (in relation to WR)		(NOTE 1)		ns
th(WR-DB)	Data Output Hold Time (in relation to WR) ⁽³⁾		(NOTE 2)		ns
td(BCLK-HLDA)	HLDA Output Delay Time			40	ns

NOTES:

1. Calculated according to the BCLK frequency as follows:

 $\frac{(n-0.5)x10^9}{f(BCLK)} - 40[ns]$


n is "1" for 1-wait setting, "2" for 2-wait setting and "3" for 3-wait setting. (BCLK) is 12.5MHz or less.

2. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \text{x10}^9}{f(\text{BCLK})} - 10[\text{ns}]$$

3. This standard value shows the timing when the output is off, and does not show hold time of data bus. Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value. Hold time of data bus is expressed in t = -CR X ln (1-VoL / VCc2) by a circuit of the right figure. For example, when VoL = 0.2Vcc2, C = 30pF, R = 1kΩ, hold time of output "L" level is

> $t = -30pF X 1k\Omega X In(1-0.2Vcc2 / Vcc2)$ = 6.7ns.



Switching Characteristics

(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = -20 to 85° C / -40 to 85° C unless otherwise specified)

Table 23.29 Memory Expansion and Microprocessor Modes (for 2- to 3-wait setting, external area access and multiplex bus selection)

C: make al	Denemeter		Stan	dard	Unit
Symbol	Parameter		Min.	Max.	Unit
td(BCLK-AD)	Address Output Delay Time			25	ns
th(BCLK-AD)	Address Output Hold Time (in relation to BCLK)		4		ns
th(RD-AD)	Address Output Hold Time (in relation to RD)		(NOTE 1)		ns
th(WR-AD)	Address Output Hold Time (in relation to WR)		(NOTE 1)		ns
td(BCLK-CS)	Chip Select Output Delay Time			25	ns
th(BCLK-CS)	Chip Select Output Hold Time (in relation to BCLK)		4		ns
th(RD-CS)	Chip Select Output Hold Time (in relation to RD)		(NOTE 1)		ns
th(WR-CS)	Chip Select Output Hold Time (in relation to WR)		(NOTE 1)		ns
td(BCLK-RD)	RD Signal Output Delay Time			25	ns
th(BCLK-RD)	RD Signal Output Hold Time		0		ns
td(BCLK-WR)	WR Signal Output Delay Time			25	ns
th(BCLK-WR)	WR Signal Output Hold Time	See	0		ns
td(BCLK-DB)	Data Output Delay Time (in relation to BCLK)	Figure 23.2		40	ns
th(BCLK-DB)	Data Output Hold Time (in relation to BCLK)		4		ns
td(DB-WR)	Data Output Delay Time (in relation to WR)		(NOTE 2)		ns
th(WR-DB)	Data Output Hold Time (in relation to WR)		(NOTE 1)		ns
td(BCLK-HLDA)	HLDA Output Delay Time			40	ns
td(BCLK-ALE)	ALE Signal Output Delay Time (in relation to BCLK)			15	ns
th(BCLK-ALE)	ALE Signal Output Hold Time (in relation to BCLK)		-4		ns
td(AD-ALE)	ALE Signal Output Delay Time (in relation to Address)		(NOTE 3)		ns
th(AD-ALE)	ALE Signal Output Hold Time (in relation to Address)		(NOTE 4)		ns
td(AD-RD)	RD Signal Output Delay From the End of Address		0		ns
td(AD-WR)	WR Signal Output Delay From the End of Address		0		ns
tdz(RD-AD)	Address Output Floating Start Time			8	ns

NOTES:

1. Calculated according to the BCLK frequency as follows:


$$\frac{0.5 \times 10^9}{f(BCLK)} - 10[ns]$$


2. Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5)x10^9}{f(BCLK)} - 40[ns] \qquad n \text{ is "2" for 2-wait setting, "3" for 3-wait setting.}$$


3. Calculated according to the BCLK frequency as follows:


$$\frac{0.5 \times 10^9}{f(BCLK)} - 25[ns]$$


























Symbol	Parameter			Measuring Condition	Standard			Unit
			Measuring Condition	Min.	Тур.	Max.	Unit	
Vон	HIGH Output P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, I Voltage ⁽³⁾ P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1		IOH=-1mA	Vcc1-0.5		Vcc1	v	
		P0_0 to P0_7, P1_0 to P1_ P3_0 to P3_7, P4_0 to P4_ P12_0 to P12_7, P13_0 to P	7, P5_0 to P5_7,	IOH=-1mA ⁽²⁾	Vcc2-0.5		Vcc2	
Vон	HIGH Output	Voltage XOUT	HIGHPOWER	IOH=-0.1mA	Vcc1-0.5		Vcc1	v
			LOWPOWER	ІОН=-50μА	Vcc1-0.5		VCC1	v
	HIGH Output	Voltage XCOUT	HIGHPOWER	With no load applied		2.5		v
			LOWPOWER	With no load applied		1.6		v
Vol	LOW Output Voltage ⁽³⁾	P6_0 to P6_7, P7_0 to P7_7 P8_6, P8_7, P9_0 to P9_7, P11_0 to P11_7, P14_0, P1	P10_0 to P10_7,	IOL=1mA			0.5	v
		P0_0 to P0_7, P1_0 to P1_ P3_0 to P3_7, P4_0 to P4_ P12_0 to P12_7, P13_0 to P	7, P5_0 to P5_7,	IOL=1mA ⁽²⁾			0.5	
Vol	LOW Output \	/oltage XOUT	HIGHPOWER	IOL=0.1mA			0.5	v
			LOWPOWER	IOL=50μA			0.5	v
	LOW Output Voltage XCOUT HIGHPOWER		With no load applied		0			
	LOWPOWER			With no load applied		0		V
Vt+-Vt-	Hysteresis HOLD, RDY, TAOIN to TA4IN, <u>TBOIN to TB5IN</u> , INTO to INT5, INII, ADTRG, CTS0 to CTS2, CLK0 to CLK4, TA00UT to TA4OUT, KI0 to KI3, RXD0 to RXD2, SCL0 to SCL2, SDA0 to SDA2, SIN3, SIN4			0.2		0.8	V	
Vt+-Vt-	Hysteresis	RESET			0.2	(0.7)	1.8	V
Ін	HIGH Input Current ⁽³⁾	IGH Input urrent ⁽³⁾ P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1,		VI=3V			4.0	μΑ
lıL	LOW Input Current ⁽³⁾			VI=0V			-4.0	μΑ
Rpullup	Pull-Up Resistance (3)			VI=0V	50	100	500	kΩ
Rfxin	Feedback Res	sistance XIN				3.0		MΩ
Rfxcin	Feedback Res	sistance XCIN				25		MΩ
Vram	RAM Retentio	n Voltage		At stop mode	2.0			V

Table 23.30 Electrical Characteristics (1) (1)

NOTES:

1. Referenced to Vcc1 = Vcc2 = 2.7 to 3.3V, Vss = 0V at Topr = -20 to 85°C / -40 to 85°C, f(XIN)=10MHz no wait unless otherwise specified.

2. Vcc1 for the port P6 to P11 and P14, and Vcc2 for the port P0 to P5 and P12 to P13

3. There is no external connections for port P1_0 to P1_7, P4_4 to P4_7, P7_2 to P7_5 and P9_1 in 80-pin version.

Sumbol	Parameter		Measuring Condition		Standard			Unit
Symbol	Falamen			Measuring Condition		Тур.	Max.	Unin
Icc	Power Supply Current (Vcc1=Vcc2=2.7V to 3.6V)		Mask ROM	f(BCLK)=10MHz No division		8	11	mA
	``````````````````````````````````````	pins are open and other pins are Vss		No division, On-chip oscillation		1		mA
			Flash Memory	f(BCLK)=10MHz, No division		8	13	mA
			,	No division, On-chip oscillation		1.8		mA
			Flash Memory Program	f(BCLK)=10MHz, VCC1=3.0V		12		mA
			Flash Memory Erase	f(BCLK)=10MHz, VCC1=3.0V		22		mA
			Mask ROM	f(XCIN)=32kHz Low power dissipation mode, ROM ⁽³⁾		25		μA
			Flash Memory	f(BCLK)=32kHz Low power dissipation mode, RAM ⁽³⁾		25		μA
				f(BCLK)=32kHz Low power dissipation mode, Flash Memory ⁽³⁾		420		μA
				On-chip oscillation, Wait mode		45		μA
			Mask ROM Flash Memory	f(BCLK)=32kHz Wait mode ⁽²⁾ , Oscillation capability High		6.0		μΑ
				f(BCLK)=32kHz Wait mode ⁽²⁾ , Oscillation capability Low		1.8		μΑ
				Stop mode Topr =25°C		0.7	3.0	μA
det4	Low Voltage Detection Diss	sipation Current (4)				0.6	4	μA
Idet3	Reset Area Detection Dissi	pation Current (4)				0.4	2	μA

Electrical Characteristics (2) (1) Table 23.31

NOTES:

 Referenced to Vcc1=Vcc2=2.7 to 3.3V, Vss = 0V at Topr = -20 to 85°C / -40 to 85°C, f(BCLK)=10MHz unless otherwise specified.
 With one timer operated using fC32.
 This indicates the memory in which the program to be executed exists.
 Idet is dissipation current when the following bit is set to "1" (detection circuit enabled).

Idet4: VC27 bit in the VCR2 register

Idet3: VC26 bit in the VCR2 register

#### **Timing Requirements**

### (VCC1 = VCC2 = 3V, VSS = 0V, at Topr = -20 to $85^{\circ}$ C / -40 to $85^{\circ}$ C unless otherwise specified)

#### Table 23.32 External Clock Input (XIN input)⁽¹⁾

Symbol	Parameter	Stan	dard	Unit ns ns ns
	Falanielei	Min.	Max.	
tc	External Clock Input Cycle Time	(NOTE 2)		ns
ťw(H)	External Clock Input HIGH Pulse Width	(NOTE 3)		ns
tw(L)	External Clock Input LOW Pulse Width	(NOTE 3)		ns
tr	External Clock Rise Time		(NOTE 4)	ns
tr	External Clock Fall Time		(NOTE 4)	ns

#### NOTES:

- 1. The condition is Vcc1=Vcc2=2.7 to 3.0V.
- 2. Calculated according to the Vcc1 voltage as follows:

$$\frac{10^{-6}}{20 \times VCC2 - 44}$$
 [ns]

3. Calculated according to the Vcc1 voltage as follows:

$$\frac{10^{-6}}{20 \times \text{Vcc1} - 44} \times 0.4 \text{ [ns]}$$

4. Calculated according to the Vcc1 voltage as follows:  $-10 \times Vcc1 + 45$  [ns]

### Table 23.33 Memory Expansion Mode and Microprocessor Mode

Symbol	Parameter	Star	ndard	Unit
Symbol	Parameter	Min. Max.	Unit	
tac1(RD-DB)	Data Input Access Time (for setting with no wait)		(NOTE 1)	ns
tac2(RD-DB)	Data Input Access Time (for setting with wait)		(NOTE 2)	ns
tac3(RD-DB)	Data Input Access Time (when accessing multiplex bus area)		(NOTE 3)	ns
tsu(DB-RD)	Data Input Setup Time	50		ns
tsu(RDY-BCLK)	RDY Input Setup Time	40		ns
tsu(HOLD-BCLK)	HOLD Input Setup Time	50		ns
th(RD-DB)	Data Input Hold Time	0		ns
th(BCLK-RDY)	RDY Input Hold Time	0		ns
th(BCLK-HOLD)	HOLD Input Hold Time	0		ns

NOTES:

1. Calculated according to the BCLK frequency as follows:

2. Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5)x10^9}{f(BCLK)} - 60[ns]$$
 n is "2" for 1-wait setting, "3" for 2-wait setting and "4" for 3-wait setting.

$$\frac{(n-0.5)x10^9}{f(BCLK)} - 60[ns]$$
 n is "2" for 2-wait setting, "3" for 3-wait setting.

#### **Timing Requirements**

### (VCC1 = VCC2 = 3V, VSS = 0V, at Topr = -20 to $85^{\circ}$ C / -40 to $85^{\circ}$ C unless otherwise specified)

#### Table 23.34 Timer A Input (Counter Input in Event Counter Mode)

Symbol	Parameter	Stan	dard	Linit
	Farameter	Min.	Max.	Unit ns ns
tc(TA)	TAilN Input Cycle Time	150		ns
tw(TAH)	TAilN Input HIGH Pulse Width	60		ns
tw(TAL)	TAIIN Input LOW Pulse Width	60		ns

#### Table 23.35 Timer A Input (Gating Input in Timer Mode)

Symbol	Parameter	Stan	ndard	Linit
	Farameter	Min.	Max.	Unit
tc(TA)	TAilN Input Cycle Time	600		ns
tw(TAH)	TAilN Input HIGH Pulse Width	300		ns
tw(TAL)	TAiIN Input LOW Pulse Width	300		ns

#### Table 23.36 Timer A Input (External Trigger Input in One-shot Timer Mode)

Symbol	Parameter	Stan	dard	Linit
	Farameter	Min.	Max.	Unit ns ns
tc(TA)	TAilN Input Cycle Time	300		ns
tw(TAH)	TAilN Input HIGH Pulse Width	150		ns
tw(TAL)	TAilN Input LOW Pulse Width	150		ns

#### Table 23.37 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Symbol	Parameter	Standard		Linit	
	Falameter	Min.	Max.	Unit ns ns	
tw(TAH)	TAIIN Input HIGH Pulse Width	150		ns	
tw(TAL)	TAIIN Input LOW Pulse Width	150		ns	

#### Table 23.38 Timer A Input (Counter Increment/Decrement Input in Event Counter Mode)

Symbol	Parameter	Stan	ndard Max.	Unit ns ns ns
	Falanielei	Min.	Max.	
tc(UP)	TAiOUT Input Cycle Time	3000		ns
tw(UPH)	TAiOUT Input HIGH Pulse Width	1500		ns
tw(UPL)	TAiOUT Input LOW Pulse Width	1500		ns
tsu(UP-TIN)	TAiOUT Input Setup Time	600		ns
th(TIN-UP)	TAiOUT Input Hold Time	600		ns

#### Table 23.39 Timer A Input (Two-phase Pulse Input in Event Counter Mode)

Symbol	Parameter	Stan	andard Max.	Unit
	Falanielei	Min.	Max.	Offic
tc(TA)	TAiIN Input Cycle Time	2		μs
tsu(TAIN-TAOUT)	TAiOUT Input Setup Time	500		ns
tsu(TAOUT-TAIN)	TAilN Input Setup Time	500		ns

#### **Timing Requirements**

### (VCC1 = VCC2 = 3V, VSS = 0V, at Topr = -20 to $85^{\circ}$ C / -40 to $85^{\circ}$ C unless otherwise specified)

#### Table 23.40 Timer B Input (Counter Input in Event Counter Mode)

Symbol	Parameter	Star	ndard	Unit
	Falameter	Min.	Max.	
tc(TB)	TBiIN Input Cycle Time (counted on one edge)	150		ns
tw(TBH)	TBiIN Input HIGH Pulse Width (counted on one edge)	60		ns
tw(TBL)	TBiIN Input LOW Pulse Width (counted on one edge)	60		ns
tc(TB)	TBiIN Input Cycle Time (counted on both edges)	300		ns
tw(TBH)	TBiIN Input HIGH Pulse Width (counted on both edges)	120		ns
tw(TBL)	TBiIN Input LOW Pulse Width (counted on both edges)	120		ns

#### Table 23.41 Timer B Input (Pulse Period Measurement Mode)

Symbol	Parameter	Stan	dard	Lloit
	Falanielei	Min.	Max.	Unit ns ns
tc(TB)	TBiIN Input Cycle Time	600		ns
tw(TBH)	TBiIN Input HIGH Pulse Width	300		ns
tw(TBL)	TBiIN Input LOW Pulse Width	300		ns

#### Table 23.42 Timer B Input (Pulse Width Measurement Mode)

Symbol	Parameter	Stan	dard	Linit
	Farameter	Min.	Max.	Unit ns ns
tc(TB)	TBilN Input Cycle Time	600		ns
tw(TBH)	TBilN Input HIGH Pulse Width	300		ns
tw(TBL)	TBilN Input LOW Pulse Width	300		ns

#### Table 23.43 A/D Trigger Input

Symbol	Parameter	Stan	dard	Unit
Symbol	Farameter	Min.	Max.	Unit
tc(AD)	ADTRG Input Cycle Time	1500		ns
tw(ADL)	ADTRG Input LOW Pulse Width	200		ns

#### Table 23.44 Serial Interface

Symbol	Parameter	Star	Unit	
		Min.	Max.	Onit
tc(CK)	CLKi Input Cycle Time	300		ns
tw(CKH)	CLKi Input HIGH Pulse Width	150		ns
tw(CKL)	CLKi Input LOW Pulse Width	150		ns
td(C-Q)	TXDi Output Delay Time		160	ns
th(C-Q)	TXDi Hold Time	0		ns
tsu(D-C)	RXDi Input Setup Time	100		ns
th(C-D)	RXDi Input Hold Time	90		ns

### Table 23.45 External Interrupt INTi Input

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Onit
tw(INH)	INTi Input HIGH Pulse Width	380		ns
tw(INL)	INTi Input LOW Pulse Width	380		ns

#### **Switching Characteristics**

#### (VCC1 = VCC2 = 3V, VSS = 0V, at Topr = -20 to 85°C / -40 to 85°C unless otherwise specified)

Table 23.46	Memory Expansion and Microprocessor Modes (for setting with no wait)
	······································

Symbol	Parameter		Stan	dard	Unit	
Symbol	Parameter		Min.	Max.		
td(BCLK-AD)	Address Output Delay Time			30	ns	
th(BCLK-AD)	Address Output Hold Time (in relation to BCLK)		4		ns	
th(RD-AD)	Address Output Hold Time (in relation to RD)		0		ns	
th(WR-AD)	Address Output Hold Time (in relation to WR)		(NOTE 2)		ns	
td(BCLK-CS)	Chip Select Output Delay Time			30	ns	
th(BCLK-CS)	Chip Select Output Hold Time (in relation to BCLK)		4		ns	
td(BCLK-ALE)	ALE Signal Output Delay Time			25	ns	
th(BCLK-ALE)	ALE Signal Output Hold Time		-4		ns	
td(BCLK-RD)	RD Signal Output Delay Time	See Figure 23.12		30	ns	
th(BCLK-RD)	RD Signal Output Hold Time	Figure 23.12	0		ns	
td(BCLK-WR)	WR Signal Output Delay Time			30	ns	
th(BCLK-WR)	WR Signal Output Hold Time		0		ns	
td(BCLK-DB)	Data Output Delay Time (in relation to BCLK)			40	ns	
th(BCLK-DB)	Data Output Hold Time (in relation to BCLK) (3)		4		ns	
td(DB-WR)	Data Output Delay Time (in relation to WR)		(NOTE 1)		ns	
th(WR-DB)	Data Output Hold Time (in relation to WR) (3)		(NOTE 2)		ns	
td(BCLK-HLDA)	HLDA Output Delay Time			40	ns	

NOTES:

1. Calculated according to the BCLK frequency as follows:


$$\frac{0.5 \times 10^9}{f(BCLK)} - 40[ns] \qquad \qquad f(BCLK) \text{ is } 12.5 \text{MHz or less.}$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 10[ns]$$

3. This standard value shows the timing when the output is off, and does not show hold time of data bus. Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value. Hold time of data bus is expressed in  $t = -CR \times ln (1 - VoL / Vcc2)$ by a circuit of the right figure. For example, when VoL = 0.2Vcc2, C = 30pF, R = 1k $\Omega$ , hold time of output "L" level is  $t = -30pF \times 1k \Omega \times ln(1 - 0.2Vcc2 / Vcc2)$ 








Figure 23.12 Ports P0 to P14 Measurement Circuit

#### **Switching Characteristics**

### (VCC1 = VCC2 = 5V, VSS = 0V, at Topr = -20 to $85^{\circ}$ C / -40 to $85^{\circ}$ C unless otherwise specified)

# Table 23.47 Memory Expansion and Microprocessor Modes (for 1- to 3-wait setting and external area access)

Symbol	Parameter		Stan	dard	Unit	
Symbol	Farameter		Min.	Max.	Unit	
td(BCLK-AD)	Address Output Delay Time			30	ns	
th(BCLK-AD)	Address Output Hold Time (in relation to BCLK)		4		ns	
th(RD-AD)	Address Output Hold Time (in relation to RD)		0		ns	
th(WR-AD)	Address Output Hold Time (in relation to WR)		(NOTE 2)		ns	
td(BCLK-CS)	Chip Select Output Delay Time			30	ns	
th(BCLK-CS)	Chip Select Output Hold Time (in relation to BCLK)		4		ns	
td(BCLK-ALE)	ALE Signal Output Delay Time			25	ns	
th(BCLK-ALE)	ALE Signal Output Hold Time	0	-4		ns	
td(BCLK-RD)	RD Signal Output Delay Time	See Figure 23.12		30	ns	
th(BCLK-RD)	RD Signal Output Hold Time		0		ns	
td(BCLK-WR)	WR Signal Output Delay Time			30	ns	
th(BCLK-WR)	WR Signal Output Hold Time		0		ns	
td(BCLK-DB)	Data Output Delay Time (in relation to BCLK)			40	ns	
th(BCLK-DB)	Data Output Hold Time (in relation to BCLK) (3)		4		ns	
td(DB-WR)	Data Output Delay Time (in relation to WR)		(NOTE 1)		ns	
th(WR-DB)	Data Output Hold Time (in relation to WR) ⁽³⁾		(NOTE 2)		ns	
td(BCLK-HLDA)	HLDA Output Delay Time			40	ns	

NOTES:

1. Calculated according to the BCLK frequency as follows:

 $\frac{(n-0.5)x10^9}{f(BCLK)} - 40[ns]$ 


n is "1" for 1-wait setting, "2" for 2-wait setting and "3" for 3-wait setting. (BCLK) is 12.5MHz or less.

2. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \text{x10}^9}{f(\text{BCLK})} - 10[\text{ns}]$$

3. This standard value shows the timing when the output is off, and does not show hold time of data bus. Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value. Hold time of data bus is expressed in t = -CR X ln (1-VoL / VCc2) by a circuit of the right figure. For example, when VoL = 0.2Vcc2, C = 30pF, R = 1kΩ, hold time of output "L" level is

> $t = -30pF X 1k\Omega X ln(1-0.2Vcc2 / Vcc2)$ = 6.7ns.



#### **Switching Characteristics**

### (VCC1 = VCC2 = 5V, VSS = 0V, at Topr = -20 to $85^{\circ}$ C / -40 to $85^{\circ}$ C unless otherwise specified)

# Table 23.48 Memory Expansion and Microprocessor Modes (for 2- to 3-wait setting, external area access and multiplex bus selection)

Symbol	Parameter		Stan	dard	
	Falanleter		Min.	Max.	
td(BCLK-AD)	Address Output Delay Time			50	ns
th(BCLK-AD)	Address Output Hold Time (in relation to BCLK)		4		ns
th(RD-AD)	Address Output Hold Time (in relation to RD)		(NOTE 1)		ns
th(WR-AD)	Address Output Hold Time (in relation to WR)		(NOTE 1)		ns
td(BCLK-CS)	Chip Select Output Delay Time			50	ns
th(BCLK-CS)	Chip Select Output Hold Time (in relation to BCLK)		4		ns
th(RD-CS)	Chip Select Output Hold Time (in relation to RD)		(NOTE 1)		ns
th(WR-CS)	Chip Select Output Hold Time (in relation to WR)		(NOTE 1)		ns
td(BCLK-RD)	RD Signal Output Delay Time			40	ns
th(BCLK-RD)	RD Signal Output Hold Time		0		ns
td(BCLK-WR)	WR Signal Output Delay Time			40	ns
th(BCLK-WR)	WR Signal Output Hold Time	See	0		ns
td(BCLK-DB)	Data Output Delay Time (in relation to BCLK)	Figure 23.12		50	ns
th(BCLK-DB)	Data Output Hold Time (in relation to BCLK)		4		ns
td(DB-WR)	Data Output Delay Time (in relation to WR)		(NOTE 2)		ns
th(WR-DB)	Data Output Hold Time (in relation to WR)		(NOTE 1)		ns
td(BCLK-HLDA)	HLDA Output Delay Time			40	ns
td(BCLK-ALE)	ALE Signal Output Delay Time (in relation to BCLK)			25	ns
th(BCLK-ALE)	ALE Signal Output Hold Time (in relation to BCLK)		-4		ns
td(AD-ALE)	ALE Signal Output Delay Time (in relation to Address)		(NOTE 3)		ns
th(AD-ALE)	ALE Signal Output Hold Time (in relation to Address)		(NOTE 4)		ns
td(AD-RD)	RD Signal Output Delay From the End of Address		0		ns
td(AD-WR)	WR Signal Output Delay From the End of Address		0		ns
tdz(RD-AD)	Address Output Floating Start Time			8	ns

n is "2" for 2-wait setting, "3" for 3-wait setting.

NOTES:

1. Calculated according to the BCLK frequency as follows:


$$\frac{0.5 \times 10^9}{f(BCLK)} - 10[ns]$$


2. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 50[ns]$$

3. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 40[ns]$$








Figure 23.14 Timing Diagram (2)









Figure 23.15 Timing Diagram (3)














# 23.2 Electrical Characteristics (M16C/62PT)

Symbol	Parameter		Condition	Rated Value	Unit
VCC1, VCC2	Supply Voltage		Vcc1=Vcc2=AVcc	-0.3 to 6.5	V
AVcc	Analog Supply V	'oltage	Vcc1=Vcc2=AVcc	-0.3 to 6.5	V
VI	Input Voltage	RESET, CNVSS, BYTE,         P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_7,         P9_0 to P9_7, P10_0 to P10_7,         P11_0 to P11_7, P14_0, P14_1,         VREF, XIN		-0.3 to Vcc1+0.3 ⁽¹⁾	V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7		-0.3 to Vcc2+0.3 ⁽¹⁾	V
		P7_0, P7_1		-0.3 to 6.5	V
Vo	Output Voltage	P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1, XOUT		-0.3 to Vcc1+0.3 ⁽¹⁾	V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7		-0.3 to Vcc2+0.3 ⁽¹⁾	V
		P7_0, P7_1		-0.3 to 6.5	V
Pd	Power Dissipation	Power Dissipation		300	mW
			85°C <topr≤125°c< td=""><td>200</td><td>mvv</td></topr≤125°c<>	200	mvv
Topr	Operating Ambient	When the Microcomputer is Operating		-40 to 85 / -40 to 125 (2)	°C
	Temperature	Flash Program Erase		0 to 60	
Tstg	Storage Temper	ature		-65 to 150	°C

#### Table 23.49 Absolute Maximum Ratings

NOTES:

- 1. There is no external connections for port P1_0 to P1_7, P4_4 to P4_7, P7_2 to P7_5 and P9_1 in 80-pin version.
- 2. T version = -40 to 85 °C, V version = -40 to 125 °C.

Parameter			Linit			
		Min.	Тур.	Max.	Unit	
Supply Voltage (	(VCC1 = VCC2)			5.0	5.5	V
Analog Supply V	/oltage			Vcc1		V
Supply Voltage				0		V
Analog Supply V	/oltage			0		V
HIGH Input Voltage (4)	P3_1 to P3_7, P4_0 to P4_7, P P12_0 to P12_7, P13_0 to P13	P5_0 to P5_7, 3_7	0.8Vcc2		VCC2	V
	P0_0 to P0_7, P1_0 to P1_7, F (during single-chip mode)	P2_0 to P2_7, P3_0	0.8Vcc2		Vcc2	V
			0.8Vcc1		Vcc1	V
	P7_0, P7_1		0.8Vcc1		6.5	V
LOW Input Voltage (4)			0		0.2Vcc2	V
· ····g·	P0_0 to P0_7, P1_0 to P1_7, F (during single-chip mode)	P2_0 to P2_7, P3_0	0		0.2Vcc2	V
	P6_0 to P6_7, P7_0 to P7_7, F P10_0 to P10_7, P11_0 to P11 XIN, RESET, CNVSS, BYTE	P10_ <u>0 to P1</u> 0_7, P11_0 to P11_7, P14_0, P14_1,			0.2Vcc	V
HIGH Peak Output Current (4)	P4_0 to P4_7, P5_0 to P5_7, F P8_0 to P8_4, P8_6, P8_7, P9	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7,			-10.0	mA
HIGH Average Output Current (4)	P4_0 to P4_7, P5_0 to P5_7, F P8_0 to P8_4, P8_6, P8_7, P9	P6_0 to P6_7, P7_2 to P7_7, 0_0 to P9_7, P10_0 to P10_7,			-5.0	mA
LOW Peak Output Current (4)	P4_0 to P4_7, P5_0 to P5_7, F P8_0 to P8_4, P8_6, P8_7, P9	P6_0 to P6_7, P7_0 to P7_7, 0_0 to P9_7, P10_0 to P10_7,			10.0	mA
LOW Average Output Current (4)	P4_0 to P4_7, P5_0 to P5_7, F P8_0 to P8_4, P8_6, P8_7, P9	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7,			5.0	mA
Main Clock Inpu	t Oscillation Frequency	VCC1=4.0V to 5.5V	0		16	MHz
Sub-Clock Oscil	lation Frequency			32.768	50	kHz
On-chip Oscillati	on Frequency		0.5	1	2	MHz
PLL Clock Oscill	ation Frequency	VCC1=4.0V to 5.5V	10		24	MHz
CPU Operation	Clock	•	0		24	MHz
PLL Frequency Wait Time	Synthesizer Stabilization	VCC1=5.5V			20	ms
	Analog Supply V Supply Voltage Analog Supply V HIGH Input Voltage (4) LOW Input Voltage (4) HIGH Peak Output Current (4) LOW Peak Output Current (4) LOW Average Output Current (4) LOW Average Output Current (4) LOW Average Output Current (4) Main Clock Inpu Sub-Clock Oscill On-chip Oscillati PLL Clock Oscill CPU Operation O PLL Frequency S	Supply Voltage (Vcc1 = Vcc2)Analog Supply VoltageSupply VoltageAnalog Supply VoltageHIGH InputP3_1 to P3_7, P4_0 to P4_7, fVoltage (4)P12_0 to P12_7, P13_0 to P13_7P0_0 to P0_7, P1_0 to P1_7, f(during single-chip mode)P6_0 to P6_7, P7_2 to P7_7, fP10_0 to P10_7, P1_0 to P1_7, P10_0 to P12_7, P13_0 to P13_7Voltage (4)Voltage (4)P12_0 to P12_7, P13_0 to P13_7P0_0 to P0_7, P1_0 to P1_7, fP10_0 to P10_7, P1_0 to P1_7, fP10_0 to P10_7, P1_0 to P1_7, fOutput Current(4)P11_0 to P1_7, P1_0 to P1_7, fP11_0 to P1_7, P1_0 to P1_7, fP0_0 to P0_7, P1_0 to P1_7, fP4_0 to P4_7, P5_0 to P5_7, fP4_0 to P4_7, P5_0 to P5_7, fP4_0 to P4_7, P5_0 to P5_7, fP11_0 to P11_7, P12_0 to P12_7HIGH AverageOutput Current(4)P0_0 to P0_7, P1_0 to P1_7, fP4_0 to P4_7, P5_0 to P5_7, fP4_0 to P4_7, P5_0 to P5_7, fP11_0 to P11_7, P12_0 to P12_7LOW PeakOutput Current(4)P1_0 to P1_7, P1_0 to P1_7, fP0_0 to P0_7, P1_0 to P1_7, fP4_0 to P4_7, P5_0 to P5_7, fP4_0 to P	Supply Voltage (Vcc1 = Vcc2)           Analog Supply Voltage         Supply Voltage           Analog Supply Voltage         P3_1 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P1_0 to P12_7, P13_0 to P13_7           PO_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 (during single-chip mode)         P1_0_0 to P10_7, P1_1_0 to P1_7, P1_0_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1, XIN, RESET, CNVSS, BYTE           LOW Input         P3_1 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7           Voltage (4)         P1_2_0 to P1_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 (during single-chip mode)           P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P10_0 to P10_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P10_0 to P10_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P1_1_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1           HIGH Average         P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P1_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1           LOW Peak         P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P1_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1           LOW Versat         P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P1_0 to P11_7, P12_0 to	Min.           Supply Voltage (Vcc1 = Vcc2)         4.0           Analog Supply Voltage         4.0           Analog Supply Voltage         9           HIGH Input Voltage (4)         P3_1 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7         0.8Vcc2           P12_0 to P12_7, P13_0 to P1_7, P2_0 to P2_7, P3_0 (during single-chip mode)         0.8Vcc2           P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P1_1_0 to P11_7, P14_0, P14_1, XIN, RESET, CNVSS, BYTE         0.8Vcc1           LOW Input Voltage (4)         P3_1 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0         0           P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0         0         0           Voltage (4)         P12_0 to P12_7, P13_0 to P11_7, P14_0, P14_1, XIN, RESET, CNVSS, BYTE         0           HIGH Peak Output Current (4)         P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P1_0 to P1_7, P1_0 to P1_7, P1_2_0 to P1_7, P1_0 to P1_7, P2_0 to P3_7, P1_0 to P1_7, P1_0 to P1_7, P1_0 to P1_7, P1_0 to P1_7, P1_0 to P1_7, P1_0 to P1_7, P1_0 to P1_7, P1_0 to P1_7, P1_0 to P1_7, P1_0 to P1_7, P1_0 to P1_7, P1_0 to P1_7, P1_0 to P1_7, P1_0 to P1_7, P1_0 to P1_7, P1_0 to P1_7, P1_0 to P1_7, P1_0 to P1_7, P1_0 to P1_7, P1_0 to P1_7, P1_0 to P1_7, P1_0 to P1_7, P1_0 to P1_7, P1_0 to P1_7, P1_0 to P1_7, P1_0 to P1_7, P1_0 to P1_7, P1_0 to P1_7, P1_0 to P1_7, P1_0 to P1_7, P1_0 to P1_7, P1_0 to P1_7, P1_0 to P1_7, P1_0 to P1_7, P1_0 to P1_7, P1_0 to P1_7, P1_0 to P1_7, P1_0 to P1_7, P1_0 to P1_7, P1_0 to	Parameter         Min.         Typ.           Supply Voltage (Vcc1 = Vcc2)         4.0         5.0           Analog Supply Voltage         0           Analog Supply Voltage         0           Analog Supply Voltage         0           HIGH Input         P3.1 to P3.7, P4_0 to P4.7, P5_0 to P5.7, P12_0 to P12.7, P13_0 to P13.7         0.8Vcc2           Voltage (4)         P12_0 to P12.7, P13_0 to P1.7, P2.0 to P2.7, P3_0         0.8Vcc2           P6_0 to P6.7, P7.2 to P7.7, P8_0 to P8.7, P9_0 to P9.7, P10_0 to P10.7, P1.1 to P11.7, P14_0, P14_1, XIN, RESET, CNVSS, BYTE         0.8Vcc1           LOW Input         P3.1 to P3.7, P4_0 to P4.7, P5_0 to P5.7, P0.0 to P0.7, P1.3 to P1.7, P2.0 to P2.7, P3.0         0           Voltage (4)         P12.1 to P1.7, P1.3 to P1.7, P2.0 to P2.7, P3.0         0           Voltage (4)         P1.0 to P1.7, P1.0 to P1.7, P2.0 to P2.7, P3.0         0           Voltage (4)         P1.0 to P1.7, P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.7, P0.0 to P0.7, P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.7, P0.0 to P0.7, P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.7, P0.0 to P4.7, P5.0 to P5.7, P6.0 to P5.7, P1.0 to P1.7, P8.0 to P8.4, P8.6, P8.7, P9.0 to P9.7, P1.0 to P1.7, P8.0 to P8.4, P8.6, P8.7, P9.0 to P3.7, P1.0 to P1.7, P4.0 to P4.7, P5.0 to P5.7, P6.0 to P5.7, P1.0 to P1.7, P8.0 to P8.4, P8.6, P8.7, P9.0 to P3.7, P1.0 to P1.7, P4.0 to P4.7, P5.0 to P5.7, P6.0 to P6.7, P7.2 to P7.7, P8.0 to P8.4, P8.6, P8.7, P9.0 to P3.7, P1.0 to P1.7, P1.0 to P1.7, P1.2 0 to P1.7, P1.3 to P1.3, P1.4 to, P14_1           <	Min.         Typ.         Max.           Supply Voltage (Vcc1 = Vcc2)         4.0         5.0         5.5           Analog Supply Voltage         0         0           Analog Supply Voltage         0         0           HIGH Input Voltage (4)         P12.1 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12.0 to P12_7, P1_0 to P1_7, P2_0 to P2_7, P3_0         0.8Vcc2         Vcc2           P6_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0         0.8Vcc2         Vcc2         Vcc1           Voltage (4)         P6_0 to P0_7, P1_2 to P1_7, P8_0 to P5_7, P10_0 to P12_7, P1_0 to P1_7, P1

 Table 23.50
 Recommended Operating Conditions (1) ⁽¹⁾

NOTES:

1. Referenced to Vcc1 = Vcc2 = 4.7 to 5.5V at  $T_{opr}$  = -40 to 85°C / -40 to 125°C unless otherwise specified.

T version = -40 to 85 °C, V version = -40 to 125 °C.

2. The Average Output Current is the mean value within 100ms.

The total IOL(peak) for ports P0, P1, P2, P8_6, P8_7, P9, P10 P1, P14_0 and P14_1 must be 80mA max. The total IOL(peak) for ports P3, P4, P5, P6, P7, P8_0 to P8_4, P12, and P13 must be 80mA max. The total IOH(peak) for ports P0, P1, and P2 must be -40mA max. The total IOH(peak) for ports P3, P4, P5, P12, and P13 must be -40mA max. The total IOH(peak) for ports P6, P7, and P8_0 to P8_4 must be -40mA max. The total IOH(peak) for ports P6, P7, and P8_0 to P8_4 must be -40mA max. The total IOH(peak) for ports P6, P7, and P8_0 to P8_4 must be -40mA max. The total IOH(peak) for ports P8_6, P8_7, P9, P10, P11, P14_0, and P14_1 must be -40mA max.

As for 80-pin version, the total IOL(peak) for all ports and IOH(peak) must be 80mA. max. due to one Vcc and one Vss.

4. There is no external connections for port P1_0 to P1_7, P4_4 to P4_7, P7_2 to P7_5 and P9_1 in 80-pin version.

Symbol	Parameter			Measuring Condition		Standard		
Symbol	Falalli	etei	Measuring Condition		Min.	Тур.	Max.	Unit
_	Resolution		Vref=V	VREF=VCC1			10	Bits
INL	Integral Non-Linearity Error	10bit	VREF= VCC1= 5V	AN0 to AN7 input, AN0_0 to AN0_7 input, AN2_0 to AN2_7 input, ANEX0, ANEX1 input			±3	LSB
				External operation amp connection mode			±7	LSB
		8bit	Vref=V	/cc1=5V			±2	LSB
-	Absolute Accuracy	10bit	VREF= VCC1= 5V	AN0 to AN7 input, AN0_0 to AN0_7 input, AN2_0 to AN2_7 input, ANEX0, ANEX1 input			±3	LSB
				External operation amp connection mode			±7	LSB
		8bit	Vref=V	/cc1=5V			±2	LSB
-	Tolerance Level Imped	ance				3		kΩ
DNL	Differential Non-Lineari	ty Error					±1	LSB
_	Offset Error						±3	LSB
_	Gain Error						±3	LSB
RLADDER	Ladder Resistance		Vref=V	/cc1	10		40	kΩ
tCONV	10-bit Conversion Time Function Available	ion Time, Sample & Hold able		VREF=VCC1=5V, $\phi$ AD=12MHz				μS
tCONV	8-bit Conversion Time, Function Available	Sample & Hold	ple & Hold VREF=Vcc1=5V, \phiAD=12MHz		2.33			μS
<b>t</b> SAMP	Sampling Time				0.25			μS
Vref	Reference Voltage				2.0		VCC1	V
VIA	Analog Input Voltage				0		Vref	V

Table 23.51	A/D Conversion Characteristics (1)

NOTES:

1. Referenced to Vcc1=AVcc=VREF=4.0 to 5.5V, Vss=AVss=0V at T_{opr} = -40 to  $85^{\circ}$ C / -40 to  $125^{\circ}$ C unless otherwise specified. T version = -40 to  $85^{\circ}$ C, V version = -40 to  $125^{\circ}$ C

2.  $\phi$ AD frequency must be 12 MHz or less.

 When sample & hold is disabled, φAD frequency must be 250 kHz or more, in addition to the limitation in Note 2. When sample & hold is enabled, φAD frequency must be 1MHz or more, in addition to the limitation in Note 2.

Table 23.52D/A Conversion Characteristics (1)
-----------------------------------------------

Symbol	Parameter	Macauring Condition		Unit		
	Falameter	Measuring Condition	Min.	Тур.	Max.	Unit
-	Resolution				8	Bits
-	Absolute Accuracy				1.0	%
tsu	Setup Time				3	μS
Ro	Output Resistance		4	10	20	kΩ
IVREF	Reference Power Supply Input Current	(NOTE 2)			1.5	mA

NOTES:

1. Referenced to Vcc1=VREF=4.0 to 5.5V, Vss=AVss=0V at Topr = -40 to 85°C / -40 to 125°C unless otherwise specified. T version = -40 to 85°C, V version = -40 to 125°C

 This applies when using one D/A converter, with the D/A register for the unused D/A converter set to "00h". The resistor ladder of the A/D converter is not included. Also, when D/A register contents are not "00h", the IVREF will flow even if Vref id disconnected by the A/D control register.

Symbol	Parameter			Unit		
Symbol	Falameter	Min.	Тур.	Max.	Unit	
-	Program and Erase Endurance ⁽³⁾ Word Program Time (Vcc1=5.0V) Lock Bit Program Time		100			cycle
-				25	200	μS
-				25	200	μS
-	Block Erase Time	4-Kbyte block	4	0.3	4	S
-	(Vcc1=5.0V)	8-Kbyte block		0.3	4	S
-		32-Kbyte block		0.5	4	S
-		64-Kbyte block		0.8	4	S
-	Erase All Unlocked Blocks Time (2)				4×n	S
tPS	Flash Memory Circuit Stabilization Wait Time				15	μS
-	Data Hold Time ⁽⁵⁾		20			year

#### Table 23.53 Flash Memory Version Electrical Characteristics (1) for 100 cycle products (B, U)

# Table 23.54Flash Memory Version Electrical Characteristics (6) for 10,000 cycle products (B7, U7)(Block A and Block 1 (7))

Symbol	Parameter		Unit			
	Falanielei		Min.	Тур.	Max.	Unit
-	Program and Erase Endurance (3, 8, 9)		10,000 (4)			cycle
-	Word Program Time (Vcc1=5.0V)			25		μs
-	Lock Bit Program Time			25		μs
_	Block Erase Time (Vcc1=5.0V)	4-Kbyte block	4	0.3		S
tPS	Flash Memory Circuit Stabilization Wait Time				15	μs
-	Data Hold Time ⁽⁵⁾		20			year

NOTES:

- 1. Referenced to Vcc1=4.5 to 5.5V at  $T_{opr} = 0$  to 60 °C unless otherwise specified.
- 2. n denotes the number of block erases.

 Program and Erase Endurance refers to the number of times a block erase can be performed. If the program and erase endurance is n (n=100, 1,000, or 10,000), each block can be erased n times. For example, if a 4 Kbytes block A is erased after writing 1 word data 2,048 times, each to a different address, this counts as one program and erase endurance. Data cannot be written to the same address more than once without erasing the block. (Rewrite prohibited)

- 4. Maximum number of E/W cycles for which operation is guaranteed.
- 5. Ta (ambient temperature)=55 °C. As to the data hold time except Ta=55 °C, please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor.
- Referenced to Vcc1 = 4.5 to 5.5V at Topr = −40 to 85 °C (B7, U7 (T version)) / −40 to 125 °C (B7, U7 (V version)) unless otherwise specified.
- 7. Table 23.54 applies for block A or block 1 program and erase endurance > 1,000. Otherwise, use Table 23.53.
- 8. To reduce the number of program and erase endurance when working with systems requiring numerous rewrites, write to unused word addresses within the block instead of rewrite. Erase block only after all possible addresses are used. For example, an 8-word program can be written 256 times maximum before erase becomes necessary. Maintaining an equal number of erasure between block A and block 1 will also improve efficiency. It is important to track the total number of times erasure is used.
- 9. Should erase error occur during block erase, attempt to execute clear status register command, then block erase command at least three times until erase error disappears.
- 10. Set the PM17 bit in the PM1 register to "1" (wait state) when executing more than 100 times rewrites (B7 and U7).
- 11. Customers desiring E/W failure rate information should contact their Renesas technical support representative.

#### Table 23.55 Flash Memory Version Program/Erase Voltage and Read Operation Voltage Characteristics (at Topr = 0 to 60 °C(B, U), Topr = -40 to 85 °C (B7, U7 (T version)) / -40 to 125 °C (B7, U7 (V version))

_		
Γ	Flash Program, Erase Voltage	Flash Read Operation Voltage
Т	$VCC1 = 5.0 V \pm 0.5 V$	Vcc1=4.0 to 5.5 V

Symbol	Parameter	Measuring Condition		Unit		
	Falanetei	Measuring Condition	Min.	Тур.	Max.	Onit
td(P-R)	Time for Internal Power Supply Stabilization During Powering-On	Vcc1=4.0V to 5.5V			2	ms
td(R-S)	STOP Release Time				150	μS
td(W-S)	Low Power Dissipation Mode Wait Mode Release Time				150	μs

Table 23.56	Power Supply Circuit Timing Characteristics	
-------------	---------------------------------------------	--




Figure 23.22 Power Supply Circuit Timing Diagram

Symbol	Parameter			Measuring Condition	Standard Min. Typ. Max.			Unit
Oymbol				weasuring condition	Min.	Max.	Onit	
Vон	HIGH         P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4,         IC           Output         P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7,         P11_0 to P11_7, P14_0, P14_1         IC			IOH=-5mA	Vcc1-2.0		Vcc1	v
		P0_0 to P0_7, P1_0 to P1_7 P3_0 to P3_7, P4_0 to P4_7 P12_0 to P12_7, P13_0 to P	7, P5_0 to P5_7,	IOH=-5mA	Vcc2-2.0		VCC2	V
Vон	HIGH Output Voltage ⁽²⁾	P6_0 to P6_7, P7_2 to P7_7 P8_6, P8_7, P9_0 to P9_7, P11_0 to P11_7, P14_0, P14	P10_0 to P10_7,	ОН=-200μА	Vcc1-0.3		Vcc1	v
		P0_0 to P0_7, P1_0 to P1_7 P3_0 to P3_7, P4_0 to P4_7 P12_0 to P12_7, P13_0 to P	, P5_0 to P5_7,	ЮН=-200μА	Vcc2-0.3		Vcc2	V
Vон	HIGH Output	t Voltage XOUT	HIGHPOWER	IOH=-1mA	Vcc1-2.0		VCC1	v
			LOWPOWER	IOH=-0.5mA	Vcc1-2.0		VCC1	v
	HIGH Output	t Voltage XCOUT	HIGHPOWER	With no load applied		2.5		
			LOWPOWER	With no load applied		1.6		V
Vol	LOW Output Voltage ⁽²⁾	P6_0 to P6_7, P7_0 to P7_7 P8_6, P8_7, P9_0 to P9_7, P11_0 to P11_7, P14_0, P14	P10_0 to P10_7,	IOL=5mA			2.0	
		P0_0 to P0_7, P1_0 to P1_7 P3_0 to P3_7, P4_0 to P4_7 P12_0 to P12_7, P13_0 to P	, P5_0 to P5_7,	IOL=5mA			2.0	V
VoL LOW P6_0 to P Output P8_6, P8_		P6_0 to P6_7, P7_0 to P7_7 P8_6, P8_7, P9_0 to P9_7, P11_0 to P11_7, P14_0, P14	P10_0 to P10_7,	IOL=200μA			0.45	v
		P0_0 to P0_7, P1_0 to P1_7 P3_0 to P3_7, P4_0 to P4_7 P12_0 to P12_7, P13_0 to P	, P5_0 to P5_7,	IOL=200μA			0.45	
Vol	LOW Output	Voltage XOUT	HIGHPOWER	IOL=1mA			2.0	v
			LOWPOWER	IOL=0.5mA			2.0	v
	LOW Output	Voltage XCOUT	HIGHPOWER	With no load applied		0		
			LOWPOWER	With no load applied		0		V
Vt+-Vt-	Hysteresis	HOLD, RDY, TA0IN to TA4II INT0 to INT5, NMI, ADTRG, TA0OUT to TA4OUT, KI0 to SCL0 to SCL2, SDA0 to SD		0.2		1.0	V	
Vt+-Vt-	Hysteresis	RESET			0.2		2.5	V
Ін	HIGH Input Current ⁽²⁾	-		VI=5V			5.0	μΑ
lıL	LOW Input Current ⁽²⁾	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7,		VI=0V			-5.0	μA
Rpullup	Pull-Up Resistance (2)	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7,		VI=0V	30	50	170	kΩ
Rfxin	Feedback Re	esistance XIN				1.5		MΩ
Rfxcin	Feedback Re	esistance XCIN				15		MΩ
Vram	RAM Retenti	ion Voltage		At stop mode	2.0			V

#### Table 23.57 Electrical Characteristics (1) (1)

NOTES:
1. Referenced to Vcc1=Vcc2=4.0 to 5.5V, Vss = 0V at Topr = -40 to 85°C / -40 to 125°C, f(BCLK)=24MHz unless otherwise specified. T version = -40 to 85°C, V version =-40 to 125°C.
2. There is no external connections for port P1_0 to P1_7, P4_4 to P4_7, P7_2 to P7_5 and P9_1 in 80-pin version.

Symbol	Parameter Measuring Condition		Standard		Unit							
Symbol	i alamet	51	Ivieas			Typ. Max.		Onit				
Icc	Power Supply Current (Vcc1=Vcc2=4.0V to 5.5V)	In single-chip mode, the output	Mask ROM	f(BCLK)=24MHz No division, PLL operation		14	20	mA				
		pins are open and other pins are Vss		No division, On-chip oscillation		1		mA				
			Flash Memory	f(BCLK)=24MHz, No division, PLL operation		18	27	mA				
				No division, On-chip oscillation		1.8		mA				
			Flash Memory Program	f(BCLK)=10MHz, Vcc1=5.0V		15		mA				
		Erase Mask ROM	Flash Memory Erase	f(BCLK)=10MHz, Vcc1=5.0V		25		mA				
			Mask ROM	f(XCIN)=32kHz Low power dissipation mode, ROM ⁽³⁾		25		μA				
			Flash Memory	f(BCLK)=32kHz Low power dissipation mode, RAM ⁽³⁾		25		μА				
				f(BCLK)=32kHz Low power dissipation mode, Flash Memory ⁽³⁾		420		μA				
				On-chip oscillation, Wait mode		50		μA				
			Mask ROM Flash Memory	f(BCLK)=32kHz Wait mode ⁽²⁾ , Oscillation capability High		7.5		μA				
				f(BCLK)=32kHz Wait mode ⁽²⁾ , Oscillation capability Low		2.0		μA				
			1					Stop mode Topr =25°C		2.0	6.0	μA
				Stop mode Topr =85°C			20	μA				
				Stop mode Topr =125°C			TBD	μA				

Table 23.58 Electrical Characteristics (2) (1)

NOTES:
1. Referenced to Vcc1=Vcc2=4.0 to 5.5V, Vss = 0V at Topr = -40 to 85°C / -40 to 125°C, f(BCLK)=24MHz unless otherwise specified. T version = -40 to 85°C, V version =-40 to 125°C.
2. With one timer operated using fC32.
3. This indicates the memory in which the program to be executed exists.

#### **Timing Requirements**

# (Vcc1 = Vcc2 = 5V, Vss = 0V, at Topr = -40 to 85°C (T version) / -40 to 125°C (V version) unless otherwise specified)

Table 23.59 External Clock Input (XIN input)

Symbol	Parameter	Standard		Unit
	Falametei	Min.	Max.	Offic
tc	External Clock Input Cycle Time	62.5		ns
tw(H)	External Clock Input HIGH Pulse Width	25		ns
tw(L)	External Clock Input LOW Pulse Width	25		ns
tr	External Clock Rise Time		15	ns
tr	External Clock Fall Time		15	ns

#### **Timing Requirements**

# (VCC1 = VCC2 = 5V, VSS = 0V, at Topr = -40 to $85^{\circ}$ C (T version) / -40 to $125^{\circ}$ C (V version) unless otherwise specified)

#### Table 23.60 Timer A Input (Counter Input in Event Counter Mode)

Symbol	Parameter	Stan	Unit	
	Falanetei	Min. Max.		
tc(TA)	TAiIN Input Cycle Time	100		ns
tw(TAH)	TAIIN Input HIGH Pulse Width	40		ns
tw(TAL)	TAIIN Input LOW Pulse Width	40		ns

#### Table 23.61 Timer A Input (Gating Input in Timer Mode)

Symbol	Parameter	Standard		Unit
	Farameter	Min. Max.		
tc(TA)	TAilN Input Cycle Time	400		ns
tw(TAH)	TAilN Input HIGH Pulse Width	200		ns
tw(TAL)	TAiIN Input LOW Pulse Width	200		ns

#### Table 23.62 Timer A Input (External Trigger Input in One-shot Timer Mode)

Symbol	Parameter	Standard		Unit
	Falanetei	Min. Max.		
tc(TA)	TAilN Input Cycle Time	200		ns
tw(TAH)	TAIIN Input HIGH Pulse Width	100		ns
tw(TAL)	TAIIN Input LOW Pulse Width	100		ns

#### Table 23.63 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Symbol	Parameter		Standard		
	Farameter	Min. Max.	Unit		
tw(TAH)	TAilN Input HIGH Pulse Width	100		ns	
tw(TAL)	TAiIN Input LOW Pulse Width	100		ns	

#### Table 23.64 Timer A Input (Counter Increment/Decrement Input in Event Counter Mode)

Symbol	Parameter	Standard	Unit	
	Falallelei	Min.	Max.	Onit
tc(UP)	TAiOUT Input Cycle Time	2000		ns
tw(UPH)	TAiOUT Input HIGH Pulse Width	1000		ns
tw(UPL)	TAiOUT Input LOW Pulse Width	1000		ns
tsu(UP-TIN)	TAiOUT Input Setup Time	400		ns
th(TIN-UP)	TAiOUT Input Hold Time	400		ns

#### Table 23.65 Timer A Input (Two-phase Pulse Input in Event Counter Mode)

Symbol	Parameter	Standard		Unit
Symbol	Falantelei	Min.	Max.	Onit
tc(TA)	TAiIN Input Cycle Time	800		ns
tsu(TAIN-TAOUT)	TAiOUT Input Setup Time	200		ns
tsu(TAOUT-TAIN)	TAilN Input Setup Time	200		ns

#### **Timing Requirements**

# (VCC1 = VCC2 = 5V, Vss = 0V, at Topr = -40 to $85^{\circ}$ C (T version) / -40 to $125^{\circ}$ C (V version) unless otherwise specified)

#### Table 23.66 Timer B Input (Counter Input in Event Counter Mode)

Symbol	Parameter	Standard	Unit	
	Falanielei	Min.	Max.	Offic
tc(TB)	TBilN Input Cycle Time (counted on one edge)	100		ns
tw(TBH)	TBiIN Input HIGH Pulse Width (counted on one edge)	40		ns
tw(TBL)	TBiIN Input LOW Pulse Width (counted on one edge)	40		ns
tc(TB)	TBiIN Input Cycle Time (counted on both edges)	200		ns
tw(TBH)	TBiIN Input HIGH Pulse Width (counted on both edges)	80		ns
tw(TBL)	TBiIN Input LOW Pulse Width (counted on both edges)	80		ns

#### Table 23.67 Timer B Input (Pulse Period Measurement Mode)

Symbol	Parameter	Stan	Standard	
	Farameter	Min.	Max.	Unit
tc(TB)	TBilN Input Cycle Time	400		ns
tw(TBH)	TBilN Input HIGH Pulse Width	200		ns
tw(TBL)	TBiIN Input LOW Pulse Width	200		ns

#### Table 23.68 Timer B Input (Pulse Width Measurement Mode)

Symbol	Parameter	Standard		Standard		Unit
	Falanetei	Min.	Max.			
tc(TB)	TBilN Input Cycle Time	400		ns		
tw(TBH)	TBilN Input HIGH Pulse Width	200		ns		
tw(TBL)	TBiIN Input LOW Pulse Width	200		ns		

#### Table 23.69 A/D Trigger Input

Symbol	Parameter	Stan	dard	Unit
	Farameter	Min. Max.	Unit	
tc(AD)	ADTRG Input Cycle Time	1000		ns
tw(ADL)	ADTRG input LOW Pulse Width	125		ns

#### Table 23.70 Serial Interface

Symbol	Parameter	Star	Unit	
	Falallelel	Min.	Max.	Onit
tc(CK)	CLKi Input Cycle Time	200		ns
tw(CKH)	CLKi Input HIGH Pulse Width	100		ns
tw(CKL)	CLKi Input LOW Pulse Width	100		ns
td(C-Q)	TXDi Output Delay Time		80	ns
th(C-Q)	TXDi Hold Time	0		ns
tsu(D-C)	RXDi Input Setup Time	70		ns
th(C-D)	RXDi Input Hold Time	90		ns

#### Table 23.71 External Interrupt INTi Input

Symbol	Parameter	Stan	Unit	
Symbol Parameter		Min.	Max.	Offic
tw(INH)	INTi Input HIGH Pulse Width	250		ns
tw(INL)	INTi Input LOW Pulse Width	250		ns

# Switching Characteristics $(Vcc1 = Vcc2 = 5V, Vss = 0V, at T_{opr} = -40 to 85^{\circ}C (T version) / -40 to 125^{\circ}C (V version) unless otherwise specified)$






Figure 23.23 Ports P0 to P10 Measurement Circuit







# 24. Precautions

# 24.1 SFR

## 24.1.1 Register Settings

Table Table 24.1 Registers with Write-only Bits which can only be written to. Set these registers with immediate values. When establishing the next value by altering the present value, write the present value to the RAM as well as to the register. Transfer the next value to the register after making changes in the RAM.

Table 24.1	<b>Registers with Writ</b>	e-only Bits
------------	----------------------------	-------------

Register	Symbol	Address
Watchdog timer start register	WDC	000E
Timer A1-1 register	TA11	0343 to 0342
Timer A2-1 register	TA21	0345 to 0344
Timer A4-1 register	TA41	0347 to 0346
Short-circuit preventionTimer	DTT	034C
Timer B2 Interrupt Generating Frequency Set Counter	ICTB2	034D
SI/03 bit rate register	S3BRG	0363
SI/04 bit rateregister	S4BRG	0367
UART0 bit rateregister	U0BRG	03A1
UART1 bit rateregister	U1BRG	03A9
UART2 bit rate register	U2BRG	0379
UART0 Transmit buffer register	U0TB	03A3 to 03A2
UART1 Transmit buffer register	U1TB	03AB to 03AA
UART2 Transmit buffer register	U2TB	037B to 037A
Ups and downs flag	UDF	0384
Timer 0 register	TA0	0387 to 0386
Timer 1 register	TA1	0389 to 0388
Timer 2 register	TA2	038B to 038A
Timer 3 register	TA3	038D to 038C
Timer 4 register	TA4	038F to 038E

## 24.2 Reset

When supplying power to the microcomputer, the power supply voltage applied to the VCC1 pin must meet the conditions of SVCC.

Symbol	Parameter		Standard			
Symbol			Тур.	Max.	Unit	
SVcc	Power supply rising gradient (VCC1)(Voltage range 0 to 2.0)	0.05			V/ms	




Figure 24.1 Timing of SVcc

# 24.3 Bus

- The ROMless version can operate only in the microprocessor mode, connect the CNVSS pin to VCC1.
- When resetting CNVss pin with "H" input, contents of internal ROM cannot be read out.

# 24.4 PLL Frequency Synthesizer

Stabilize supply voltage so that the standard of the power supply ripple is met.

Symbol	Parameter		Standard			Unit
Symbol			Min.	Тур.	Max.	Unit
f(ripple)	Power supply ripple allowable frequency (VCC1)				10	kHz
VP-P(ripple)	Power supply ripple allowable	(VCC1=5V)			0.5	V
	amplitude voltage	(VCC1=3V)			0.3	V
$VCC( \Delta V / \Delta T )$	Power supply ripple rising / falling	(VCC1=5V)			0.3	V/ms
	gradient	(VCC1=3V)			0.3	V/ms




Figure 24.2 Timing of Voltage Fluctuation

#### 24.5 Power Control

- When exiting stop mode by hardware reset, set RESET pin to "L" until a main clock oscillation is stabilized.
- Set the MR0 bit in the TAiMR register (i=0 to 4) to "0" (pulse is not output) to use the timer A to exit stop mode.
- When entering wait mode, insert a JMP.B instruction before a WAIT instruction. Do not execute any instructions which can generate a write to RAM between the JMP.B and WAIT instructions. Disable the DMA transfers, if a DMA transfer may occur between the JMP.B and WAIT instructions. After the WAIT instruction, insert at least 4 NOP instructions. When entering wait mode, the instruction queue roadstead the instructions following WAIT, and depending on timing, some of these may execute before the microcomputer enters wait mode.

Program example when entering wait mode

Program Example:		JMP.B	L1	; Insert JMP.B instruction before WAIT instruction
	L1:			
		FSET	Ι	;
		WAIT		; Enter wait mode
		NOP		; More than 4 NOP instructions
		NOP		
		NOP		
		NOP		

• When entering stop mode, insert a JMP.B instruction immediately after executing an instruction which sets the CM10 bit in the CM1 register to "1", and then insert at least 4 NOP instructions. When entering stop mode, the instruction queue reads ahead the instructions following the instruction which sets the CM10 bit to "1" (all clock stops), and, some of these may execute before the microcomputer enters stop mode or before the interrupt routine for returning from stop mode.

Program example when entering stop mode

Program Example:		FSET	Ι	
		BSET	CM10	; Enter stop mode
		JMP.B	L2	; Insert JMP.B instruction
	L2:			
		NOP		; More than 4 NOP instructions
		NOP		
		NOP		
		NOP		

• Wait until the main clock oscillation stabilizes, before switching the clock source for CPU clock to the main clock.

Similarly, wait until the sub clock oscillates stably before switching the clock source for CPU clock to the sub clock.

• Suggestions to reduce power consumption

#### Ports

The processor retains the state of each I/O port even when it goes to wait mode or to stop mode. A current flows in active I/O ports. A pass current flows in input ports that high-impedance state. When entering wait mode or stop mode, set non-used ports to input and stabilize the potential.

#### A/D converter

When A/D conversion is not performed, set the VCUT bit of ADiCON1 register to "0" (no VREF connection).

When A/D conversion is performed, start the A/D conversion at least 1  $\mu$ s or longer after setting the VCUT bit to "1" (VREF connection).

#### **D/A converter**

When not performing D/A conversion, set the DAiE bit (i=0, 1) of DACON register to "0" (input inhibited) and DAi register to "00h".

#### **Stopping peripheral functions**

Use the CM0 register CM02 bit to stop the unnecessary peripheral functions during wait mode.

However, because the peripheral function clock (fC32) generated from the sub-clock does not stop, this measure is not conducive to reducing the power consumption of the chip. If low speed mode or low power dissipation mode is to be changed to wait mode, set the CM02 bit to "0" (do not peripheral function clock stopped when in wait mode), before changing wait mode.

#### Switching the oscillation-driving capacity

Set the driving capacity to "LOW" when oscillation is stable.

### 24.6 Protect

Set the PRC2 bit to "1" (write enabled) and then write to any address, and the PRC2 bit will be cleared to "0" (write protected). The registers protected by the PRC2 bit should be changed in the next instruction after setting the PRC2 bit to "1". Make sure no interrupts or DMA transfers will occur between the instruction in which the PRC2 bit is set to "1" and the next instruction.

# 24.7 Interrupt

## 24.7.1 Reading address 00000h

Do not read the address 00000h in a program. When a maskable interrupt request is accepted, the CPU reads interrupt information (interrupt number and interrupt request priority level) from the address 00000h during the interrupt sequence. At this time, the IR bit for the accepted interrupt is cleared to "0".

If the address 00000h is read in a program, the IR bit for the interrupt which has the highest priority among the enabled interrupts is cleared to "0". This factors a problem that the interrupt is canceled, or an unexpected interrupt request is generated.

# 24.7.2 Setting the SP

Set any value in the SP(USP, ISP) before accepting an interrupt. The SP(USP, ISP) is cleared to "0000h" after reset. Therefore, if an interrupt is accepted before setting any value in the SP(USP, ISP), the program may go out of control.

Especially when using  $\overline{\text{NMI}}$  interrupt, set a value in the ISP at the beginning of the program. For the first and only the first instruction after reset, all interrupts including  $\overline{\text{NMI}}$  interrupt are disabled.

# 24.7.3 The NMI Interrupt

- The  $\overline{\text{NMI}}$  interrupt cannot be disabled. If this interrupt is unused, connect the  $\overline{\text{NMI}}$  pin to VCC1 via a resistor (pull-up).
- The input level of the NMI pin can be read by accessing the P8_5 bit in the P8 register. Note that the P8_5 bit can only be read when determining the pin level in NMI interrupt routine.
- Stop mode cannot be entered into while input on the  $\overline{\text{NMI}}$  pin is low. This is because while input on the  $\overline{\text{NMI}}$  pin is low the CM10 bit in the CM1 register is fixed to "0".
- Do not go to wait mode while input on the <u>NMI</u> pin is low. This is because when input on the <u>NMI</u> pin goes low, the CPU stops but CPU clock remains active; therefore, the current consumption in the chip does not drop. In this case, normal condition is restored by an interrupt generated thereafter.
- The low and high level durations of the input signal to the  $\overline{\text{NMI}}$  pin must each be 2 CPU clock cycles + 300 ns or more.

#### 24.7.4 Changing the Interrupt Generate Factor

If the interrupt generate factor is changed, the IR bit in the interrupt control register for the changed interrupt may inadvertently be set to "1" (interrupt requested). If you changed the interrupt generate factor for an interrupt that needs to be used, be sure to clear the IR bit for that interrupt to "0" (interrupt not requested).

Changing the interrupt generate factor refered to here means any act of changing the source, polarity or timing of the interrupt assigned to each software interrupt number. Therefore, if a mode change of any peripheral function involves changing the generate factor, polarity or timing of an interrupt, be sure to clear the IR bit for that interrupt to "0" (interrupt not requested) after making such changes. Refer to the description of each peripheral function for details about the interrupts from peripheral functions.

Figure 24.3 shows the Procedure for Changing the Interrupt Generate Factor.




Figure 24.3 Procedure for Changing the Interrupt Generate Factor

# 24.7.5 INT Interrupt

- Either an "L" level of at least tW(INH) or an "H" level of at least tW(INL) width is necessary for the signal input to pins INT0 through INT5 regardless of the CPU operation clock.
- If the POL bit in the INTOIC to INT5IC registers or the IFSR7 to IFSR0 bits in the IFSR register are changed, the IR bit may inadvertently set to "1" (interrupt requested). Be sure to clear the IR bit to "0" interrupt not requested) after changing any of those register bits.

#### 24.7.6 Rewrite the Interrupt Control Register

- (a) The interrupt control register for any interrupt should be modified in places where no requests for that interrupt may occur. Otherwise, disable the interrupt before rewriting the interrupt control register.
- (b) To rewrite the interrupt control register for any interrupt after disabling that interrupt, be careful with the instruction to be used.
  - . Changing any bit other than the IR bit
  - Changing the IR bit

Depending on the instruction used, the IR bit may not always be cleared to "0" (interrupt not requested). Therefore, be sure to use the MOV instruction to clear the IR bit.

(c) When using the I flag to disable an interrupt, refer to the sample program fragments shown below as you set the I flag. (Refer to (b) for details about rewrite the interrupt control registers in the sample program fragments.)

Examples 1 through 3 show how to prevent the I flag from being set to "1" (interrupts enabled) before the interrupt control register is rewrited, owing to the effects of the internal bus and the instruction queue buffer.

# Example 1:Using the NOP instruction to keep the program waiting until the interrupt control register is modified

INT_SWITC	H1:	
FCLR	I	; Disable interrupts.
AND.B	#00h, 0055h	; Set the TA0IC register to "00h".
NOP		;
NOP		
FSET	I	; Enable interrupts.

The number of NOP instruction is as follows. PM20=1(1 wait) : 2, PM20=0(2 wait) : 3, when using HOLD function : 4.

#### Example 2:Using the dummy read to keep the FSET instruction waiting

INT_SWITCH2:

FCLR	
AND.B	#00h, 0055h
MOV.W	MEM, R0
FSET	1

; Set the TA0IC register to "00h". ; <u>Dummy read</u>. ; Enable interrupts.

; Disable interrupts.

#### Example 3:Using the POPC instruction to changing the I flag INT_SWITCH3:

	10.	
PUSHC	FLG	
FCLR	I	; Disable interrupts.
AND.B	#00h, 0055h	; Set the TA0IC register to "00h".
POPC	FLG	; Enable interrupts.

#### 24.7.7 Watchdog Timer Interrupt

Initialize the watchdog timer after the watchdog timer interrupt occurs.

### 24.8 DMAC

#### 24.8.1 Write to DMAE Bit in DMiCON Register

When both of the conditions below are met, follow the steps below.

#### Conditions

• The DMAE bit is set to "1" again while it remains set (DMAi is in an active state).

• A DMA request may occur simultaneously when the DMAE bit is being written.

Steps

- (1) Write "1" to the DMAE bit and DMAS bit in the DMiCON register simultaneously⁽¹⁾.
- (2) Make sure that the DMAi is in an initial state⁽²⁾ in a program.
- If the DMAi is not in an initial state, the above steps should be repeated.

#### NOTES:

1. The DMAS bit remains unchanged even if "1" is written. However, if "0" is written to this bit, it is set to "0" (DMA not requested). In order to prevent the DMAS bit from being modified to "0", "1" should be written to the DMAS bit when "1" is written to the DMAE bit. In this way the state of the DMAS bit immediately before being written can be maintained.

Similarly, when writing to the DMAE bit with a read-modify-write instruction, "1" should be written to the DMAS bit in order to maintain a DMA request which is generated during execution.

2.Read the TCRi register to verify whether the DMAi is in an initial state. If the read value is equal to a value which was written to the TCRi register before DMA transfer start, the DMAi is in an initial state. (If a DMA request occurs after writing to the DMAE bit, the value written to the TCRi register is "1".) If the read value is a value in the middle of transfer, the DMAi is not in an initial state.

#### 24.9 Timers

#### 24.9.1 Timer A

### 24.9.1.1 Timer A (Timer Mode)

The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR (i = 0 to 4) register and the TAi register before setting the TAiS bit in the TABSR register to "1" (count starts). Always make sure the TAiMR register is modified while the TAiS bit remains "0" (count stops) regardless whether after reset or not.

While counting is in progress, the counter value can be read out at any time by reading the TAi register. However, if the counter is read at the same time it is reloaded, the value "FFFFh" is read. Also, if the counter is read before it starts counting after a value is set in the TAi register while not counting, the set value is read.

If a low-level signal is applied to the  $\overline{\text{NMI}}$  pin when the IVPCR1 bit in the TB2SC register = 1 (three-phase output forcible cutoff by input on  $\overline{\text{NMI}}$  pin enabled), the TA1OUT, TA2OUT and TA4OUT pins go to a high-impedance state.

## 24.9.1.2 Timer A (Event Counter Mode)

The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR (i = 0 to 4) register, the TAi register, the UDF register, the ONSF register TAZIE, TA0TGL and TA0TGH bits and the TRGSR register before setting the TAiS bit in the TABSR register to "1" (count starts).

Always make sure the TAiMR register, the UDF register, the TAZIE, TA0TGL and TA0TGH bits in the ONSF register and the TRGSR register are modified while the TAiS bit remains "0" (count stops) regardless whether after reset or not.

While counting is in progress, the counter value can be read out at any time by reading the TAi register. However, "FFFFh" can be read in underflow, while reloading, and "0000h" in overflow. When setting TAi register to a value during a counter stop, the setting value can be read before a counter starts counting. Also, if the counter is read before it starts counting after a value is set in the TAi register while not counting, the set value is read.

If a low-level signal is applied to the  $\overline{\text{NMI}}$  pin when the IVPCR1 bit in the TB2SC register = 1 (three-phase output forcible cutoff by input on  $\overline{\text{NMI}}$  pin enabled), the TA1OUT, TA2OUT and TA4OUT pins go to a high-impedance state.

#### 24.9.1.3 Timer A (One-shot Timer Mode)

The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR (i = 0 to 4) register, the TAi register, the TA0TGL and TA0TGH bits in the ONSF register and the TRGSR register before setting the TAiS bit in the TABSR register to "1" (count starts).

Always make sure the TAiMR register, the TA0TGL and TA0TGH bits and the TRGSR register are modified while the TAiS bit remains "0" (count stops) regardless whether after reset or not.

When setting TAiS bit to "0" (count stop), the followings occur:

- A counter stops counting and a content of reload register is reloaded.
- TAiOUT pin outputs "L".
- After one cycle of the CPU clock, the IR bit in the TAIIC register is set to "1" (interrupt request).

Output in one-shot timer mode synchronizes with a count source internally generated. When an external trigger has been selected, one-cycle delay of a count source as maximum occurs between a trigger input to TAiIN pin and output in one-shot timer mode.

The IR bit is set to "1" when timer operating mode is set with any of the following procedures:

- Select one-shot timer mode after reset.
- Change an operating mode from timer mode to one-shot timer mode.
- Change an operating mode from event counter mode to one-shot timer mode.

To use the Timer Ai interrupt (the IR bit), set the IR bit to "0" after the changes listed above have been made.

When a trigger occurs, while counting, a counter reloads the reload register to continue counting after generating a re-trigger and counting down once. To generate a trigger while counting, generate a second trigger between occurring the previous trigger and operating longer than one cycle of a timer count source.

If a low-level signal is applied to the  $\overline{\text{NMI}}$  pin when the IVPCR1 bit in the TB2SC register = 1 (three-phase output forcible cutoff by input on  $\overline{\text{NMI}}$  pin enabled), the TA1OUT, TA2OUT and TA4OUT pins go to a high-impedance state.

#### 24.9.1.4 Timer A (Pulse Width Modulation Mode)

The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR (i = 0 to 4) register, the TAi register, the TA0TGL and TA0TGH bits in the ONSF register and the TRGSR register before setting the TAiS bit in the TABSR register to "1" (count starts).

Always make sure the TAiMR register, TA0TGL and TA0TGH bits and the TRGSR register are modified while the TAiS bit remains "0" (count stops) regardless whether after reset or not.

The IR bit is set to "1" when setting a timer operating mode with any of the following procedures:

- Select the PWM mode after reset.
- Change an operating mode from timer mode to PWM mode.
- Change an operating mode from event counter mode to PWM mode.

To use the Timer Ai interrupt (interrupt request bit), set the IR bit to "0" by program after the above listed changes have been made.

When setting TAiS register to "0" (count stop) during PWM pulse output, the following action occurs:

- Stop counting.
- When TAiOUT pin is output "H", output level is set to "L" and the IR bit is set to "1".
- When TAiOUT pin is output "L", both output level and the IR bit remains unchanged.

If a low-level signal is applied to the  $\overline{\text{NMI}}$  pin when the IVPCR1 bit in the TB2SC register = 1 (three-phase output forcible cutoff by input on  $\overline{\text{NMI}}$  pin enabled), the TA1OUT, TA2OUT and TA4OUT pins go to a high-impedance state.

## 24.9.2 Timer B

#### 24.9.2.1 Timer B (Timer Mode)

The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TBiMR (i = 0 to 5) register and TBi register before setting the TBiS bit in the TABSR or the TBSR register to "1" (count starts). Always make sure the TBiMR register is modified while the TBiS bit remains "0" (count stops) regardless whether after reset or not.

A value of a counter, while counting, can be read in TBi register at any time. "FFFFh" is read while reloading. Setting value is read between setting values in TBi register at count stop and starting a counter.

#### 24.9.2.2 Timer B (Event Counter Mode)

The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TBiMR (i = 0 to 5) register and TBi register before setting the TBiS bit in the TABSR or the TBSR register to "1" (count starts). Always make sure the TBiMR register is modified while the TBiS bit remains "0" (count stops) regardless whether after reset or not.

The counter value can be read out on-the-fly at any time by reading the TBi register. However, if this register is read at the same time the counter is reloaded, the read value is always "FFFFh". If the TBi register is read after setting a value in it while not counting but before the counter starts counting, the read value is the one that has been set in the register.

#### 24.9.2.3 Timer B (Pulse Period/pulse Width Measurement Mode)

The timer remains idle after reset. Set the mode, count source, etc. using the TBiMR (i = 0 to 5) register before setting the TBiS bit in the TABSR or the TBSR register to "1" (count starts).

Always make sure the TBiMR register is modified while the TBiS bit remains "0" (count stops) regardless whether after reset or not. To clear the MR3 bit to "0" by writing to the TBiMR register while the TBiS bit = 1 (count starts), be sure to write the same value as previously written to the TM0D0, TM0D1, MR0, MR1, TCK0 and TCK1 bits and a 0 to the MR2 bit.

The IR bit in the TBiIC register (i=0 to 5) goes to "1" (interrupt request), when an effective edge of a measurement pulse is input or Timer Bi is overflowed. The factor of interrupt request can be determined by use of the MR3 bit in the TBiMR register within the interrupt routine.

If the source of interrupt cannot be identified by the MR3 bit such as when the measurement pulse input and a timer overflow occur at the same time, use another timer to count the number of times Timer B has overflowed.

To set the MR3 bit to "0" (no overflow), set TBiMR register with setting the TBiS bit to "1" and counting the next count source after setting the MR3 bit to "1" (overflow).

Use the IR bit to detect only overflows. Use the MR3 bit only to determine the interrupt factor.

When a count is started and the first effective edge is input, an indeterminate value is transferred to the reload register. At this time, Timer Bi interrupt request is not generated.

A value of the counter is indeterminate at the beginning of a count. MR3 may be set to "1" and Timer Bi interrupt request may be generated between a count start and an effective edge input.

For pulse width measurement, pulse widths are successively measured. Use program to check whether the measurement result is an "H" level width or an "L" level width.

#### 24.10 Serial interface

#### 24.10.1 Clock Synchronous Serial I/O

#### 24.10.1.1 Transmission/reception

With an external clock selected, and choosing the  $\overline{\text{RTS}}$  function, the output level of the  $\overline{\text{RTS}i}$  pin goes to "L" when the data-receivable status becomes ready, which informs the transmission side that the reception has become ready. The output level of the  $\overline{\text{RTS}i}$  pin goes to "H" when reception starts. So if the  $\overline{\text{RTS}i}$  pin is connected to the  $\overline{\text{CTS}i}$  pin on the transmission side, the circuit can transmission and reception data with consistent timing. With the internal clock, the  $\overline{\text{RTS}}$  function has no effect.

If a low-level signal is applied to the  $\overline{\text{NMI}}$  pin when the IVPCR1 bit in the TB2SC register = 1 (three-phase output forcible cutoff by input on  $\overline{\text{NMI}}$  pin enabled), the  $\overline{\text{RTS2}}$  and CLK2 pins go to a high-impedance state.

#### 24.10.1.2 Transmission

When an external clock is selected, the conditions must be met while if the CKPOL bit in the UiC0 register = 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in the high state; if the CKPOL bit in the UiC0 register = 1 (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the high state; if the CKPOL bit in the UiC0 register = 1 (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the low state.

- The TE bit in the UiC1 register= 1 (transmission enabled)
- The TI bit in the UiC1 register = 0 (data present in UiTB register)
- If  $\overline{\text{CTS}}$  function is selected, input on the  $\overline{\text{CTSi}}$  pin = L

#### 24.10.1.3 Reception

In operating the clock-synchronous serial I/O, operating a transmitter generates a shift clock. Fix settings for transmission even when using the device only for reception. Dummy data is output to the outside from the TXDi pin when receiving data.

When an internal clock is selected, set the TE bit in the UiC1 register (i = 0 to 2) to 1 (transmission enabled) and write dummy data to the UiTB register, and the shift clock will thereby be generated.

When an external clock is selected, set the TE bit to 1 and write dummy data to the UiTB register, and the shift clock will be generated when the external clock is fed to the CLKi input pin.

When successively receiving data, if all bits of the next receive data are prepared in the UARTi receive register while the RE bit in the UiC1 register (i = 0 to 2) = 1 (data present in the UiRB register), an overrun error occurs and the OER bit in the UiRB register is set to "1" (overrun error occurred). In this case, because the content of the UiRB register is indeterminate, a corrective measure must be taken by programs on the transmit and receive sides so that the valid data before the overrun error occurred will be retransmitted. Note that when an overrun error occurred, the IR bit in the SiRIC register does not change state.

To receive data in succession, set dummy data in the lower-order byte of the UiTB register every time reception is made.

When an external clock is selected, the conditions must be met while if the CKPOL bit = 0, the external clock is in the high state; if the CKPOL bit = 1, the external clock is in the low state.

- The RE bit in the UiC1 register= 1 (reception enabled)
- The TE bit in the UiC1 register= 1 (transmission enabled)
- The TI bit in the UiC1 register= 0 (data present in the UiTB register)

# 24.10.2 UART

#### 24.10.2.1 Special Mode 1(I²C Mode)

When generating start, stop and restart conditions, set the STSPSEL bit in the UiSMR4 register to "0" and wait for more than half cycle of the transfer clock before setting each condition generate bit (STAREQ, RSTAREQ and STPREQ) from "0" to "1".

## 24.10.2.2 Special Mode 2

If a low-level signal is applied to the  $\overline{\text{NMI}}$  pin when the IVPCR1 bit in the TB2SC register = 1 (three-phase output forcible cutoff by input on  $\overline{\text{NMI}}$  pin enabled), the  $\overline{\text{RTS2}}$  and CLK2 pins go to a high-impedance state.

## 24.10.2.3 Special Mode 4 (SIM Mode)

A transmit interrupt request is generated by setting the U2C1 register U2IRS bit to "1" (transmission complete) and U2ERE bit to "1" (error signal output) after reset is deasserted. Therefore, when using SIM mode, be sure to clear the IR bit to "0" (no interrupt request) after setting these bits.

## 24.10.3 SI/O3, SI/O4

The SOUTi default value which is set to the SOUTi pin by the SMi7 bit approximately 10ns may be output when changing the SMi3 bit from "0" (I/O port) to "1" (SOUTi output and CLK function) while the SMi2 bit in the SiC (i=3 and 4) to "0" (SOUTi output) and the SMi6 bit is set to "1" (internal clock). And then the SOUTi pin is held high-impedance.

If the level which is output from the SOUTi pin is a problem when changing the SMi3 bit from "0" to "1", set the default value of the SOUTi pin by the SMi7 bit.

## 24.11 A/D Converter

Set ADCON0 (except bit 6), ADCON1 and ADCON2 registers when A/D conversion is stopped (before a trigger occurs).

When the VCUT bit in the ADCON1 register is changed from "0" (Vref not connected) to "1" (Vref connected), start A/D conversion after passing 1 µs or longer.

To prevent noise-induced device malfunction or latchup, as well as to reduce conversion errors, insert capacitors between the AVCC, VREF, and analog input pins (ANi(i=0 to 7), AN0_i, AN2_i) each and the AVSS pin. Similarly, insert a capacitor between the VCC1 pin and the VSS pin. Figure 24.4 is an example connection of each pin.

Make sure the port direction bits for those pins that are used as analog inputs are set to "0" (input mode). Also, if the TGR bit in the ADCON0 register = 1 (external trigger), make sure the port direction bit for the  $\overline{\text{ADTRG}}$  pin is set to "0" (input mode).

When using key input interrupts, do not use any of the four AN4 to AN7 pins as analog inputs. (A key input interrupt request is generated when the A/D input voltage goes low.)

The  $\phi$ AD frequency must be 12MHz or less. Without sample-and-hold function, limit the  $\phi$ AD frequency to 250kHz or more. With the sample and hold function, limit the  $\phi$ AD frequency to 1MHz or more.

When changing an A/D operating mode, select analog input pin again in the CH2 to CH0 bits in the ADCON0 register and the SCAN1 to SCAN0 bits in the ADCON1 register.




Figure 24.4 Use of Capacitors to Reduce Noise

If VCC2 < VCC1, do not use AN0_0 to AN0_7 and AN2_0 to AN2_7 as analog input pins.

If the CPU reads the ADi register (i = 0 to 7) at the same time the conversion result is stored in the ADi register after completion of A/D conversion, an incorrect value may be stored in the ADi register. This problem occurs when a divide-by-n clock derived from the main clock or a subclock is selected for CPU clock.

• When operating in one-shot or single-sweep mode

Check to see that A/D conversion is completed before reading the target ADi register. (Check the IR bit in the ADIC register to see if A/D conversion is completed.)

• When operating in repeat mode or repeat sweep mode 0 or 1 Use the main clock for CPU clock directly without dividing it.

If A/D conversion is forcibly terminated while in progress by setting the ADST bit in the ADCON0 register to "0" (A/D conversion halted), the conversion result of the A/D converter is indeterminate. The contents of ADi registers irrelevant to A/D conversion may also become indeterminate. If while A/D conversion is underway the ADST bit is cleared to "0" in a program, ignore the values of all ADi registers.

When setting the ADST bit in the ADCON0 register to "0" in single-sweep mode during A/D conversion and suspending A/D conversion, disable the interrupt before setting the ADST bit to "0".

The applied intermediate potential may cause more increase in power consumption than other analog input pins (AN0 to AN3, AN0_0 to AN0_7 and AN2_0 to AN2_7), since the AN4 to AN7 are used with the KI0 to KI3.

#### 24.12 Programmable I/O Ports

If a low-level signal is applied to the  $\overline{\text{NMI}}$  pin when the IVPCR1 bit in the TB2SC register = 1 (three-phase output forcible cutoff by input on  $\overline{\text{NMI}}$  pin enabled), the P7_2 to P7_5, P8_0 and P8_1 pins go to a high-impedance state.

Setting the SM32 bit in the S3C register to "1" causes the P9_2 pin to go to a high-impedance state. Similarly, setting the SM42 bit in the S4C register to "1" causes the P9_6 pin to go to a high-impedance state.

The input threshold voltage of pins differs between programmable input/output ports and peripheral functions. Therefore, if any pin is shared by a programmable input/output port and a peripheral function and the input level at this pin is outside the range of recommended operating conditions VIH and VIL (neither "high" nor "low"), the input level may be determined differently depending on which side-the programmable input/output port or the peripheral function-is currently selected.

When changing the PD14_i bit (i=0 to 1) in the PC14 register from "0" (input port) to "1" (output port), follow the procedures below.

	Setting Procedure	
(1) Set P14_i bit	:MOV.B #000000 <u>01</u> b, PC14	; P14_i bit setting
(2) Change PD14_i bit to "1" by MOV instruction	:MOV.B #00 <u>11</u> 00 <u>01</u> b, PC14	; Change to output port

Indeterminate values are read from the P3_7 to P3_4, PD3_7 to PD3_4 bits by reading the P3 and PD3 registers when the PM01 to PM00 bits in the PM0 register are set to "01b" (memory expansion mode) or "11b"(microprocessor mode) and setting the PM11 bit to "1".

Use the MOV instruction when rewriting the P3 and PD3 registers (including the case that the size specifier is ".W" and the P2 and PD2 registers are rewritten).

When the PM01 to PM00 bits are rewritten, "L" is output from the P3_7 to P3_4 pins during 0.5 cycles of the BCLK by setting the PM01 to PM00 bits in the PM0 register to "01b" (memory expansion mode) or "11b" (microprocessor mode) from "00b" (single-chip mode) after setting the PM11 bit to "1".

# 24.13 Electric Characteristic Differences Between Mask ROM and Flash Memory Version Microcomputers

Flash memory version and mask ROM version may have different characteristics, operating margin, noise tolerated dose, noise width dose in electrical characteristics due to internal ROM, different layout pattern, etc. When switching to the mask ROM version, conduct equivalent tests as system evaluation tests conducted in the flush memory version.

# 24.14 Mask ROM

When using the masked ROM version, write nothing to internal ROM area.

#### 24.15 Flash Memory Version

#### 24.15.1 Functions to Inhibit Rewriting Flash Memory Rewrite

ID codes are stored in addresses 0FFFDFh, 0FFFE3h, 0FFFEBh, 0FFFEFh, 0FFFF3h, 0FFFF7h, and 0FFFFBh. If wrong data are written to theses addresses, the flash memory cannot be read or written in standard serial I/O mode.

The ROMCP register is mapped in address 0FFFFh. If wrong data is written to this address, the flash memory cannot be read or written in parallel I/O mode.

In the flash memory version of microcomputer, these addresses are allocated to the vector addresses (H) of fixed vectors.

#### 24.15.2 Stop mode

When the microcomputer enters stop mode, execute the instruction which sets the CM10 bit to "1" (stop mode) after setting the FMR01 bit to "0" (CPU rewrite mode disabled) and disabling the DMA transfer.

#### 24.15.3 Wait mode

When shifting to wait mode, set the FMR01 bit to "0" (CPU rewrite mode disabled) before executing the WAIT instruction.

# 24.15.4 Low power dissipation mode, on-chip oscillator low power dissipation mode

If the CM05 bit is set to "1" (main clock stop), the following commands must not be executed.

- Program
- Block erase
- Erase all unlocked blocks
- Lock bit program

#### 24.15.5 Writing command and data

Write the command code and data at even addresses.

#### 24.15.6 Program Command

Write "xx40h" in the first bus cycle and write data to the write address in the second bus cycle, and an auto program operation (data program and verify) will start. Make sure the address value specified in the first bus cycle is the same even address as the write address specified in the second bus cycle.

#### 24.15.7 Lock Bit Program Command

Write "77h" in the first bus cycle and write "xxD0h" to the uppermost address of a block (even address, however) in the second bus cycle, and the lock bit for the specified block is cleared to "0". Make sure then address value specified in the first bus cycle is the same uppermost block address that is specified in the second bus cycle.

#### 24.15.8 Operation speed

Before entering CPU rewrite mode (EW0 or EW1 mode), set the CM11 bit in the CM1 register to "0" (main clock), select 10 MHz or less for CPU clock using the CM06 bit in the CM0 register and CM17 to CM16 bits in the CM1 register. Also, set the PM17 bit in the PM1 register to "1" (with wait state).

#### 24.15.9 Instructions inhibited against use

The following instructions cannot be used in EW0 mode because the flash memory's internal data is referenced: UND instruction, INTO instruction, JMPS instruction, JSRS instruction, and BRK instruction.

#### 24.15.10 Interrupts

#### EW0 Mode

- Any interrupt which has a vector in the relocatable vector table can be used providing that its vector is transferred into the RAM area.
- The  $\overline{\text{NMI}}$  and watchdog timer interrupts can be used because the FMR0 register and FMR1 register are initialized when one of those interrupts occurs. The jump addresses for those interrupt service routines should be set in the fixed vector table.

Because the rewrite operation is halted when a  $\overline{\text{NMI}}$  or watchdog timer interrupt occurs, the rewrite program must be executed again after exiting the interrupt service routine.

• The address match interrupt cannot be used because the flash memory's internal data is referenced.

#### EW1 Mode

- Make sure that any interrupt which has a vector in the variable vector table or address match interrupt will not be accepted during the auto program or auto erase period.
- Avoid using watchdog timer interrupts.
- The NMI interrupt can be used because the FMR0 register and FMR1 register are initialized when this interrupt occurs. The jump address for the interrupt service routine should be set in the fixed vector table. Because the rewrite operation is halted when a NMI interrupt occurs, the rewrite program must be executed again after exiting the interrupt service routine.

#### 24.15.11 How to access

To set the FMR01, FMR02, or FMR11 bit to "1", write "0" and then "1" in succession. This is necessary to ensure that no interrupts or DMA transfers will occur before writing "1" after writing "0". Also only when  $\overline{\text{NMI}}$  pin is "H" level.

#### 24.15.12 Writing in the user ROM area

#### EW0 Mode

• If the power supply voltage drops while rewriting any block in which the rewrite control program is stored, a problem may occur that the rewrite control program is not correctly rewritten and, consequently, the flash memory becomes unable to be rewritten thereafter. In this case, standard serial I/O or parallel I/O mode should be used.

#### EW1 Mode

• Avoid rewriting any block in which the rewrite control program is stored.

#### 24.15.13 DMA transfer

In EW1 mode, make sure that no DMA transfers will occur while the FMR00 bit in the FMR0 register = 0 (during the auto program or auto erase period).

### 24.15.14 Regarding Programming/Erasing Endurance and Execution Time

As the number of programming/erasure times increases, so does the execution time for software commands (Program, Block Erase, Erase All Unlock Blocks, and Lock Bit Program). Especially when the number of programming/erasure times exceeds 1,000, the software command execution time is noticeably extended. Therefore, the software command wait time that is set must be greater than the maximum rated value of electrical characteristics.

The software commands are suspended by hardware reset 1, hardware reset 2,  $\overline{\text{NMI}}$  interrupt, and watchdog timer interrupt. If a software command is suspended by such reset or interrupt, the block that was in process must be erased before reexecuting the suspended command.

#### 24.16 Noise

Connect a bypass capacitor (approximately  $0.1 \ \mu$ F) across the VCC1 and XSS pins, and VCC2 and VSS pins using the shortest and thicker possible wiring. Figure 24.5 shows the Bypass Capacitor Connection.




Figure 24.5 Bypass Capacitor Connection

#### 25. Differences Depending on Manufacturing Period

Table 25.1 and Table 25.2 list the precautions are applicable or not applicable every chip version of M16C/62P flash and ROM external versions. Contact separately about the mask ROM version.

Table 25.1	Technical Update Applicable Table of M16C/62P Flash and ROM External Versions (1)
------------	-----------------------------------------------------------------------------------

	Chip Version			
Precaution	А	В	С	TECHNICAL UPDATE
Ensure that RESET must hold valid-low state during power-on. When using a reset IC, use a CMOS type IC. When using an open-drain type reset IC, insert a capacitor between the reset input and VSS. Adjust the R-C time constant between the capacitor and pull-up resistor at least 10 times longer than the VCC rising time.	$\checkmark$	_	_	
If UART0 or UART1 are used as a slave in the I ² C mode, P6_1 or P6_5 are placed in a high-impedance state. P6_1 or P6_5 cannot be used as an output port even if the PD6_1 or PD6_5 bits in the PD6 register are set to "1" (output mode). Therefore, set the PD6_1 or PD6_5 bits to "0" (Input mode).	V	_	_	TN-M16C-100-0309
Do not enter wait mode when the main clock or on-chip oscillator clock is selected as the CPU clock of which division is set by the CM06 bit in the CM0 register, and the CM16 and CM17 bits in the CM1 register.	$\checkmark$	_	_	TN-M16C-108-0309 Precaution 1.1
The CM05 bit in the CM0 register is set to "0" (main clock oscillation) and the CM02 bit is set to "1" (peripheral function clock stops in wait mode).	$\checkmark$	_	_	TN-M16C-108-0309 Precaution 1.2
Do not generate an NMI interrupt after entering mode.	$\checkmark$	_	_	TN-M16C-108-0309 Precaution 1.3
Do not generate a voltage detection interrupt after entering mode.	$\checkmark$	_	-	TN-M16C-108-0309 Precaution 1.4
I/O ports (P0 to P5) will be indeterminate until internal power supply is stable, such as when the power is turned on, if "H" is applied to the CNVSS pin and "L" to the RESET pin while internal power supply is unstable.	$\checkmark$	$\checkmark$	$\checkmark$	TN-M16C-114-0310 Precaution 1.1
I/O ports (P6 to P14) will be indeterminate until internal power supply is stable, such as when the power is turned on, if "H" is applied to the CNVSS pin and "L" to the $\overrightarrow{\text{RESET}}$ pin while internal power supply is unstable.	$\checkmark$	_	_	TN-M16C-114-0310 Precaution 1.1
When the RESET pin is "L" in boot mode (apply "H" to the CNVSS pin and P5_0 (CE), and "L" to the P5_5 (EPM)), internal pull-up is enabled for P10_0 to P10_3, P11_0 to P11_7, P12_5 to P12_7, P13_0 to P13_7, P14_0 and P14_1 and so become "H" level.	$\checkmark$	_	_	TN-M16C-114-0310 Precaution 1.2
P0_0 to P0_7 and P1_0 to P1_7 may become indeterminate when P8_4 is "H" and the RESET pin is "L" in boot mode (apply "H" to the CNVSS pin and P5_0 (CE), and "L" to P5_5 (EPM)). P0_0 to P0_7 and P1_0 to P1_7 are in a high impedance state when the RESET pin and P8_4 are "L".	$\checkmark$	$\checkmark$	$\checkmark$	TN-M16C-114-0310 Precaution 1.3

 $\sqrt{1}$ : Applies

- : Dose not apply


Precaution		p Ver	sion	TECHNICAL UPDATE
		В	С	IECHNICAL OPDATE
When supplying power to the microcomputer, the power supply voltage applied to the VCC1 pin must meet the conditions of SVCC.	÷	-	-	TN-M16C-116-0311
<ul> <li>Do not set the CM10 bit in the CM1 register to 1 (stop mode) with setting the VC13 bit in the VCR1 register to 1 (VCC1≥Vdet 4) when a low voltage detection interrupt in the voltage detection circuit is used under the following settings:</li> <li>the VC27 bit in the VCR2 register to 1 (low voltage detection circuit enabled)</li> <li>the D40 bit in the D4INT register to 1 (low voltage detection interrupt enabled)</li> <li>the D41 bit to 1 (use low voltage detection interrupt to exit stop mode)</li> </ul>	÷	-	-	TN-M16C-107-0309 Precaution 1.1
Do not generate the NMI interrupt after setting the CM10 bit in the CM1 register to "1" (stop mode) and entering stop mode.	÷	-	-	TN-M16C-107-0309 Precaution 1.2
<ul> <li>Do not set the CM10 bit in the CM1 register to "1" (stop mode) when the microcomputer is in low-speed mode under the following settings:</li> <li>the CM04 bit in the CM0 register is set to "1" (sub clock oscillation)</li> <li>the CM07 bit in the CM0 register is set to "1" (sub clock)</li> </ul>	÷	-	-	TN-M16C-107-0309 Precaution 1.3
When using the sub clock (XCIN-XCOUT) as the CPU clock (BCLK) or as the timer count source, DO NOT leave the CM03 bit set to "1" (XCINXCOUT drive capacity "HIGH").	÷	÷	-	TN-M16C-119A/EA


Table 25.2 Tee	chnical Update Applicable T	Table of M16C/62P Flash	and ROM External Versions (2)
----------------	-----------------------------	-------------------------	-------------------------------

 $\mathbf{V}$  : Applies

- : Dose not apply

#### Appendix 1.Package Dimensions





θ 0°

е 0.5 0.65 0.8

у

 $Z_{\mathsf{D}}$ 

 $Z_{\mathsf{E}}$ 


L

0.4 0.6 10°

0.10

0.8

0.825 0.825



L_Dy

е

## Appendix 2. Difference between M16C/62P and M16C/30P

=4.2V to 5.5V
4.0 / to $E.E$ /
4.20 10 5.50
2.7V to 5.5V
6MHz,
,
MHz,
QFP
<u>(1 1</u>
l
ode, the
clock
e XIN
MHz)
MHz with
κHz,
,
cessor mode)
Switchoblo
Switchable
port
/0, CM1,
ode
/

Appendix Table 2.1 Function Difference (1)⁽¹⁾

NOTES:

1. About the details and the electric characteristics, refer to hardware manual.

Item	M16C/62P	M16C/62A
Timers A, B count	Selectable: f1, f2, f8, f32, fC32	Selectable: f1, f8, f32, fC32
source		
Timer A two-phase	Function Z-phase (counter reset) input	No function Z-phase (counter reset) input
pulse signal		
processing		
Timer functions for	Function protect by protect register	Function protect by protect register
three-phase motor	Count source is selected:	Count source is selected:
control	f1, f2, f8, f32, fC32	f1, f8, f32, fC32
	Dead time timer count source is selected:	Dead time timer count source is fixed at f1
	f1, f1 divided by 2, f2, f2 divided by 2	divided by 2
	Three-phase output forcible shutoff function	
	based on MII input is available, output	
	polarity change, carrier wave phase	
	detection.	
Serial I/O	(UART, clock synchronous, I ² C bus, IEBus)	(UART, clock synchronous) x 2
(UART0 to UART2)	x 3	(UART, clock synchronous, I ² C bus, IEBus)
		x 1
UART0 to UART2,	Select from f1SIO, f2SIO, f8SIO, f32SIO	Select from f1, f8, f32
SI/O3, SI/O4 count		
source		
Serial I/O RTS timing	Assert low when receive buffer is read	Assert low when reception is completed
UART0 to UART2	This error occurs if the serial I/O started	This error occurs when the next data is
Overrun Error	receiving the next data before reading the	ready before contents of UARTi receive
Generation Timing	UiRB register (i=0 to 2) and received the 7	buffer register are read out
	th bit of the next data (clock synchronous)	
	This error occurs if the serial I/O started	
	receiving the next data before reading the	
	UiRB register and received the bit one	
	before the last stop bit of the next data	
	(UART)	
CTS/RTS separate	Have	None
function		
UART2 data transmit	After data was written, transfer starts at the	After data was written, transfer starts at the
timing	2nd BRG overflow timing	1st BRG overflow timing
	(same as UART0 and UART1)	(Output starts one cycle of BRG overflow
		earlier than UART0 and UART1)
Serial I/O sleep	None	Have
function		
Serial I/O I ² C mode	Start condition, stop condition:	Start condition, stop condition:
	Auto-generationable	Not auto-generationable
Serial I/O I ² C mode	Only digital delay is selected as SDA delay	Analog or digital delay is selected as SDA
SDA delay	SDA digital delay count source: BRG	delay
	Calastabla	SDA digital delay count source: 1/ f(XIN)
SI/O3, SI/O4 clock	Selectable	Fixed
polarity	10 hite X 8 shannala	10 hite X 9 shannels
A/D Converter	10 bits X 8 channels	10 bits X 8 channels
A/D convertor	Expandable up to 26 channels Selectable: fAD, fAD divided by 2, 3, 4,	Expandable up to 10 channels Selectable: fAD, fAD/2, fAD/4
A/D converter		Selectable. IAD, IAD/2, IAD/4
operation clock A/D Converter Input Pin	6, 12 Select from ports P0, P2, P10	Fixed at port P10
		I INEU AL PUIL FIU

Appendix Table 2.2 Function Difference (1)⁽¹⁾

NOTES:

1. About the details and the electric characteristics, refer to hardware manual.

Item	M16C/62P	M16C/62A
User ROM blocks	14 blocks: 4 Kbytes x 3, 8 Kbytes x 3,	7 blocks: 8 Kbytes x 2, 16 Kbytes x1,
	32 Kbytes x1, 64 Kbytes x 7	32 Kbytes x 1, 64 Kbytes x 3
	(Flash memory: max. 512 Kbytes)	(Flash memory: max. 256 Kbytes)
Program manner	Word	Page
Program command	Page program command: none	Page program command: have
(software command)	Program command: have	Program command: none
	(program method: in units of word, in units	(program method: in units of page)
	of byte)	
Block status after	None	Have
program function		
CPU rewrite	EW1 mode is available	No EW1 mode
mode		

Appendix Table 2.3	Function Difference (	<b>1)</b> ⁽¹⁾
--------------------	-----------------------	--------------------------

NOTES:

1. About the details and the electric characteristics, refer to hardware manual.

#### **Register Index**

#### Α

AD0 to AD7	237
ADCON0	235
ADCON1	235
ADCON2	236
ADIC	111
AIER	123
AIER2	123

#### В

BCNIC	1	11
BCNIC	1	11

#### С

СМО84
CM185
CM2
CPSRF143, 158
CRCD
CRCIN253
CSE68
CSR61

#### D

D4INT	47
DA0 to DA1	252
DACON	252
DAR0	131
DAR1	131
DBR	73
DM0CON	130
DM0IC to DM1IC	111
DM0SL	128
DM1CON	130
DM1SL	129
DTT	171

#### F


FIDR	276
FMR0	277
FMR1	278

#### L.

ICTB21	69
IDB01	70
IDB11	70
IFSR1	20
IFSR2A1	20

INTOIC to INT5IC112
INVC0167
INVC1168
К





# P0 to P13 263 PC14 264 PCLKR 87 PCR 266 PD0 to PD13 262 PLC0 88 PM0 56 PM1 57 PM2 87 PRCR 105 PUR0 to PUR1 265 PUR2 266 PUR3 264

#### R

RMAD0 to RMAD312	23
ROMCP27	'4

#### S

SORIC to S2RIC	111
S0TIC to S2TIC	111
S3BRG to S4BRG	229
S3C to S4C	228
S3IC to S4IC	112
S3TRR to S4TRR	229
SAR0	131
SAR1	131

#### т

TA0 to TA4	140
TA0IC to TA4IC	111
TA0MR to TA4MR	140
TA1	169
TA11	169
TA1MR	173

Rev.2.41	Jan 10, 2006	Page 390 of 390	RENESAS
REJ09B01			

TA2169	
TA21169	
TA2MR173	
TA4169	
TA41169	
TA4MR173	
TABSR141, 158, 172	
TAIMR140	
TB0 to TB5157	
TB0IC to TB5IC111	
TB0MR to TB5MR157	
тв2171	
TB2MR173	
TB2SC170	
TBSR158	
TCR0131	
TCR1131	
TRGSR142, 171	

#### U

U0BCNIC to U1BCNIC111	
U0BRG to U2BRG182	
U0C0 to U2C0	
U0C1 to U2C1	
U0MR to U2MR183	
U0RB to U2RB181	
U0SMR to U2SMR186	
U0SMR2 to U2SMR2187	
U0SMR3 to U2SMR3187	
U0SMR4 to U2SMR4188	
U0TB to U2TB181	
UCON	
UDF141	

#### ۷

VCR1	
VCR2	46

#### W

WDC	53, 125
WDTS	125

Davi	Dete	Description	
Rev.	Date	Page	Summary
1.0	Jan 31, 2003	1	Applications are partly revised.
		2	Table 1.1.1 is partly revised.
		5	Table 1.1.3 is partly revised.
			Figure 1.1.2 is partly revised.
		11	Explanation of "Memory" is partly revised.
		20	Explanation of "Hardware Reset 1" is partly revised.
		21	Figure 1.5.1 is partly revised.
		22	Figure 1.5.2 is partly revised.
		24	Figure 1.5.4 is partly revised.
		25	VCR2 Register in Figure 1.5.6 is partly revised.
		26	Figure 1.5.6 is partly revised.
		27	Explanation of "Power Supply Down Detection Interrupt" is partly revised.
		30	Figure 1.6.1 is partly revised.
		31	Figure 1.6.2 is partly revised.
		39	Table 1.7.5 is partly revised.
		41	Table 1.7.7 is partly revised.
		43	Figure 1.7.8 is partly revised.
		44	Explanation of "4 Mbyte Mode" is partly revised.
		53	Notes 12 and 13 in Figure 1.9.2 is partly revised.
		54	Notes 2 and 5 in Figure 1.9.3 is partly revised.
		55	Figure 1.9.4 is partly revised.
		57	Note 4 in Figure 1.9.6 is partly revised.
		60	Explanation of "PLL Clock" is partly revised.
		61	Figure 1.9.9 is partly revised.
		62	Explanation of "CPU Clock and BCLK" is partly revised.
		63	Explanation of "Low-speed Mode" is partly revised.
			Explanation of "Low Power Dissipation Mode" is partly revised.
		64	Explanation of "Low Power Dissipation Mode" is partly revised.
			Explanation of "On-chip Oscillator Low Power Dissipation Mode" is partly revised.
			Table 1.9.3 is partly revised.
		65	Table 1.9.5 is partly revised.
		68	Figure 1.9.10 is partly revised.
		69	Figure 1.9.11 is partly revised.
		70	Table 1.9.7 is added.
		71	Explanation of "System Clock Protective Function" is partly revised.
		77	Explanation of "Power Supply Down Detection Interrupt" is partly revised.
		78	Table 1.11.1 is partly revised.

Devi	Date		Description
Rev.	Date	Page	Summary
		88	Figure 1.11.9 is partly revised.
		96	WDTS Register in Figure 1.12.2 is partly revised.
		99	Figure 1.13.2 is partly revised.
		100	Figure 1.13.3 is partly revised.
		103	Figure 1.13.5 is partly revised.
		104	Table 1.13.3 is partly revised.
		105	Explanation of "DMA Enable" is partly revised.
		109	Figure 1.14.3 is partly revised.
		115	Table 1.14.5 is partly revised.
		117	Explanation of "Counter Initialization by Two-Phase Pulse Signal Processing" is partly revised.
		117	Figure 1.14.10 is partly revised.
		122	Figure 1.14.14 is partly revised.
			Figure 1.14.15 is partly revised.
		124	Figure 1.15.3 is partly revised.
		128	Figure 1.15.7 is partly revised.
		128	Figure 1.15.8 is partly revised.
		130	Figure 1.16.1 is partly revised.
		132	Figure 1.16.3 is partly revised.
		134	Note 7 is added to TAi, TAi1 Register in Figure 1.16.5.
		137	Figure 1.16.8 is partly revised.
		146	UiSMR2 Register in Figure 1.17.7 is partly revised.
		163	Figure 1.20.1 is partly revised.
		164, 165	Table 1.20.2 and Table 1.20.3 are partly revised.
		169	Figure 1.20.4 is partly revised.
			Explanation of "Arbitration" is partly revised.
		170	Explanation of "Transfer Clock" is partly revised.
		171	Explanation of "ACK and NACK" is partly revised.
		179	Explanation of "Special Mode 4 (SIM Mode)" is partly revised.
			Table 1.20.9 is partly revised.
		184	Figure 1.21.1 is partly revised.
		187	Figure 1.21.4 is partly revised.
		203	Explanation of "External Operation Amp Connection Mode" is partly revised.
		205	Explanation of "Caution of Using A/D Converter" is partly revised.
			Figure 1.22.11 is partly revised
		206	Table 1.23.1 is partly revised.
		207	Figure 1.23.3 is partly revised.

Davi	Data		Description
Rev.	Date	Page	Summary
		218	Figure 1.25.9 is partly revised.
		223	Table 1.26.1 is partly revised.
		224	Table 1.26.2 is partly revised.
		225	Note 1 of Table 1.26.3 is partly revised.
			Note 1 of Table 1.26.4 is partly revised.
			Table 1.26.6 is partly revised.
		227	Note 1 of Table 1.26.9 is partly revised.
		228	Note 1 of Table 1.26.10 is partly revised.
		229	Measurement conditions of timing requirements are partly revised.
			Table 1.26.11 is partly revised.
		230	Measurement conditions of timing requirements are partly revised.
		230	Table 1.26.18 is added.
		231	Measurement conditions of timing requirements are partly revised.
		232	Measurement conditions of switching characteristics are partly revised.
		233	Measurement conditions of switching characteristics are partly revised.
		234	Measurement conditions of switching characteristics are partly revised.
		235	Figure 1.26.2 is partly revised.
		242	Figure 1.26.9 is partly revised.
		244	Note of Table 1.26.28 is partly revised.
		245	Figure 1.26.29 is partly revised.
		246	Measurement conditions of timing requirements are partly revised.
			Table 1.26.30 is partly revised.
		247	Measurement conditions of timing requirements are partly revised.
		247	Table 1.26.37 is added.
		248	Measurement conditions of timing requirements are partly revised.
		249	Measurement conditions of switching characteristics are partly revised.
		250	Measurement conditions of switching characteristics are partly revised.
		251	Measurement conditions of switching characteristics are partly revised.
		252	Figure 1.26.12 is partly revised.
		255	Figure 1.26.15 is partly revised.
		256	Figure 1.26.16 is partly revised.
		257	Figure 1.26.17 is partly revised.
		258	Figure 1.26.18 is partly revised.
		259	Figure 1.26.19 is partly revised.
		260	Figure 1.26.20 is partly revised.
		262	Explanation of "Memory Map" is partly revised.
		263	Explanation of "Boot Mode" is partly revised.
		264	Figure 1.27.3 is partly revised.
		268	Note of FIDR Register in Figure 1.27.4 is partly revised.

_			Description
Rev.	Date	Page	Summary
		271	Figure 1.27.7 is partly revised.
		272	Explanation of "Interrupts" is partly revised.
			Explanation of "Writing in the User ROM Space" is partly revised.
		274	Table 1.27.4 is partly revised.
			Explanation of "Read Array Command" is partly revised.
		278	Explanation of "Program Command" is partly revised.
		287	Figure 1.27.15 is partly revised.
		293	Partly revised.
1.10	May 28, 2003	2	Table 1.1.1 is partly revised.
		4-5	Table 1.1.2 and 1.1.3 is partly revised.
		14-19	SFR is partly revised.
			Note 1 is partly revised.
		20	Explanation of "Hardware Reset 1" is partly revised.
		23	Note 1 is added.
		24	Figure 1.5.4 is partly revised.
			Note 1 of Figure 1.5.5 is partly revised.
		26	Figure 1.5.7 is partly revised.
		27	Table 1.5.2 is partly revised.
			Table 1.5.3 is partly revised.
			Explanation of "1. Limitations on Stop Mode" is partly revised.
		28	Explanation of "1. Limitations on WAIT instruction" is partly revised.
			Figure 1.5.8 is partly revised.
		31	Note is added.
		33	Explanation of "Multiplexed Bus" is revised.
		34	Explanation of "(2) Data Bus" is revised.
		38	Explanation of "(7) Hold Signal" is revised.
			Note 3 of Table 1.7.4 is added.
		39	Note 4 of Table 1.7.5 is added.
		40	Explanation of "(10) Software Wait" is revised.
		41	Table 1.7.7 is revised.
		46	Table of Figure 1.8.5 is revised.
		47	Explanation is revised.
		48-50	Figures 1.8.7 to 1.8.9 is partly revised.
		51	Explanation of "Clock Generation Circuit" is revised.
		52	Figure 1.9.1 is revised.
		53	Note of Figure 1.9.2 is revised.
		55	Note 12 is added.
		58	Explanation of "(1) Main clock" is partly revised.
		60	Explanation of "(4) PLL Clock" is partly revised.

Dav	Data		Description
Rev.	Date	Page	Summary
		63	Explanation of "Low power Dissipation Mode" is partly revised.
		64	Explanation of "Entering Wait mode" is partly revised.
		66	Explanation of "(3) Stop Mode" is partly revised.
		69	Note 9 is added.
		70	Table 1.9.7 is revised.
		75	Figure 1.11.1 is revised.
		79	Note 6 is added.
		83	Note 2 is added to Figure 1.11.4.
		84	Table 1.11.5 is partly revised.
		85	Figure 1.11.6 is partly revised.
		86	Figure 1.11.8 is partly revised.
		89	Notes 1 to 2 is added to IFSR register of Figure 1.11.4.
		91	Explanation of "Address Match Interrupt" is partly revised.
			Figure 1. 11.12 is changed into Table 1.11.6.
		93-94	Notes are deleted. (All notes are indicated in "M16C/62 GROUP (M16C/62P) USAGE NOTES").
		93	Explanation of "Watchdog Timer" is partly revised.
		94	A formula is added.
		104	Explanation of "Channel Priority Transfer Timing" is partly revised.
		109	TRGSR register of Figure 1.14.6 is partly revised.
		116	Table 1.14.4 is partly revised.
		117	Figure 1.14.12 is partly revised.
		129	Figure 1.16.2 is partly revised.
		130	Figure 1.16.3 is partly revised.
		143	U0SMR to U2SMR of Figure 1.17.6 is partly revised.
		144	U0SMR2 to U2SMR2 of Figure 1.17.7 is partly revised.
		154,162, 175	"-" of UiBRG of Tables 1.19.2, 1.20.2 and 1.20.8 is changed into "0 to 7".
		161	Figure 1.20.1 is partly revised.
		164	Table 1.20.4 is partly revised. Notes 5 to 7 is added.
		166	Explanation of "Output of Start and Stop Condition" is partly revised.
		177	Note 2 is added to Table 1.20.9.
		178	"-" of U2BRG of Table 1.20.10 is changed into "0 to 7".
		179	Figure 1.20.10 is revised.
		183	Note of SiC register of Figure 1.21.2 is partly revised.
		187	Note 2 of Table 1.22.1 is revised.
		188	Figure 1.22.1 is partly revised.
		190	Table of ADCON2 register of Figure 1.22.3 is partly revised.
		202	The value of a capacitor of Figure 1.22.10 is changed.

Pov	Dete		Description
Rev.	Date	Page	Summary
		202	Notes are deleted. (All notes are indicated in "M16C/62 GROUP (M16C/62P) USAGE NOTES").
		208- 212	Note 1 of Figures 1.25.1 to 1.25.5 is partly revised.
		218	Table 1.25.1 and 1.25.2 is revised.
		219	Figure 1.25.12 is partly revised.
		222	Table 1.26.3 is partly revised.
		223	Table 1.26.5 is partly revised.
			Table 1.26.6 is added.
		224	Table 1.26.9 is partly revised.
		230	Notes 1 and 2 in Table 1.26.26 is partly revised.
		231	Notes 1 in Table 1.26.27 is partly revised.
		230- 231	Note 3 is added to "Data output hold time (refers to BCLK)" in Table 1.26.26 and 1.26.27.
		232	Note 4 is added to "th(ALE-AD)" in Table 1.26.28.
		230- 232	Switching Characteristics is partly revised.
		236- 239	th(WR-AD) and th(WR-DB) in Figure 1.26.5 to 1.5.8 is partly revised.
		240- 241	th(ALE-AD), th(WR-CS), th(WR-DB) and th(WR-AD) in Figure 1.26.9 to 1.5.10 is partly revised.
		242	Note 2 is added to Table 1.26.29.
		247	Notes 1 and 2 in Table 1.26.45 is partly revised.
		248	Notes 1 in Table 1.26.46 is partly revised.
		247- 248	Note 3 is added to "Data output hold time(refers to BCLK)" in Table 1.26.45 and 1.26.46
		249	Note 4 is added to "th(ALE-AD)" in Table 1.26.47.
		247- 249	Switching Characteristics is partly revised.
		253- 256	th(WR-AD) and th(WR-DB) in Figure 1.26.15 to 1.5.18 is partly revised.
		257- 258	th(ALE-AD), th(WR-CS), th(WR-DB) and th(WR-AD) in Figure 1.26.19 to 1.5.20 is partly revised.
		259	Table 1.27.1 is partly revised. Notes 3 and 4 is added.
		260	Notes 1 and 2 is added to Table 1.27.2.
		264	Note 2 is added to Table 1.27.3.
		267	Notes 1 and 3 of FMR0 register of Table 1.27.4 is partly revised.
		268	Figure 1.27.5 is partly revised. Note 2 is added.
		270	Figure 1.27.7 is partly revised.
		277	Figure 1.27.11 is partly revised.
		281	Figure 1.27.12 is partly revised.

	_		Description
Rev.	Date	Page	Summary
		283	Table 1.27.7 is partly revised.
		284- 286	Figures 1.27.13 to 1.27.15 is partly revised.
		287- 288	Figures 1.27.16 and 1.27.17 is partly revised.
		292- 293	Difference in Mask ROM Version and Flash Memory Version is revised.
		294	Difference in Flash Memory Version is revised.
1.11	Jun 20, 2003	259	Number of program and erasure in Table 1.26.27 is partly revised.
1.20	Sep 11, 2003	94	Figure 1.12.2 is revised.
2.30	Sep 01, 2004	-	Since high reliability version is added, a group name is revised. M16C/62P Group (M16C/62P) M16C/62P Group (M16C/62P, M16C/ 62PT)
		2-4	Table 1.1 to 1.3 are revised.
			Note 3 is partly revised.
		6	Figure 1.2 Note5 is deleted.
		7-9	Table 1.4 to 1.7 Product List is partly revised.
		11	Table 1.8 and Figure 1.4 are added.
		12	Table 1.9 and Figure 1.5 are added.
		13-16	Figure 1.6 to 1.9 ZP is added.
		17	Table 1.10 and 1.13 ZP is added to timer A.
		18, 20	Table 1.11 to 1.13 are revised.
		19, 21	Table 1.12 to 1.14 are revised.
		24	Figure 3.1 is partly revised.
			Note 3 is added.
		25	Note 6 is added.
		30	After Reset of D/A register 0, 1 are revised.
		31	5.2 Voltage Down Detection Reset (Hardware Reset 2) is revised.
		32	Figure 5.1 is partly revised.
		35	Figure 6.1 is partly revised.
		36	Figure 6.2 is revised.
		37	Figure 6.3 is revised.
		39	Figure 6.4 is revised.
		40	6.2 Limitations on Exiting Stop Mode and 6.3 Limitations on Exiting Wait Mode are revised.
		41	Note in 7. Processor is added.
		44	Figure 7.2 is partly revised.
		46	Note in 8. Bus is added.
			8.1.2.2 When the input level on BYTE pin is low (16-bit data bus) is revised.

Devi	Data		Description
Rev.	Date	Page	Summary
		46	Table 8.1 is added.
		47	Note 2 in Figure 8.1 is revised.
		50	Figure 8.4 is revised.
		54	Table 8.8 is partly revised.
			Note 5 is added.
		57	Note in 9 Memory Space Expansion Function is added.
		62-64	Figure 9.7 to 9.9 are revised.
		79	Table 10.4 is partly revised.
		81	Table 10.6 is partly revised.
		82	Figure 10.10 is partly revised.
		83	Note 6 in figure 10.11 is added.
		88	Note in 11. Protect is added.
		89	Note in 12. Interrupt is added.
		108	Note 1 and 2 in figure 13.2 is revised.
		109	13.2 Cold start / Warm start is added.
		120	Note in 15. Timer is added.
		121	Note in 15.1 Timer A is added.
		126	Table 15.1 is partly revised.
		127	Table 15.2 is partly revised.
		131	15.1.2.1 Counter Initialization by Two-Phase Pulse Signal Processing is partly revised.
		137	Note in 15.2 Timer B is added.
		140	Table 15.6 is partly revised.
		144	Note in 16. Three-Phase Motor Control Timer Function is added.
		146- 153	Figure 16.2 to 16.9 is revised.
		154	Note in 17. Serial I/O is added.
			Note in 17.1 UART1 is added.
		155- 156	Figure 17.1 to 17.3 are revised.
		160	Figure 17.7 is partly revised.
		168	17.1.1.1 Counter Measure for Communication Error Occurs is added.
		169	17.1.1.4 Continuous Receive Mode is revised.
		171	17.1.1.7 CTS/RTS Function is added.
		172	Note 3 in Table 17.5 is added.
		176	17.1.2.1 Bit Rates is added.
		177	17.1.2.2 Counter Measure for Communication Error Occurs is added.
		179	17.1.2.6 CTS/RTS Function is added.
		182	Note 2 in Table 17.11 is revised.

Davi	Data	Date	Description
Rev.	Date	Page	Summary
		192	Note 2 in Table 17.16 is revised.
		195	Note 2 in Table 17.17 is revised.
		197	Note 3 in Table 17.18 is added.
		202	Note in 17.2 SI/O3, SIO4 is added.
		207	Table 18.1 is revised.
		210	Figure 18.3 is partly revised.
		222	18.2.6 Output Impedance of Sensor under A/D Conversion is added.
		228	Note in 21. Programmable I/O Ports is added.
			Table 21.1 is added.
		229	21.3 Pull-up Control Register 0 to Pull-up Control Register 3 (PUR0 to PUR3 Registers) is partly revised.
		235	Note 3 in Figure 21.7 is partly revised.
		236	Note 3 in Figure 21.8 is partly revised.
		237	Note 2 in Figure 21.9 is partly revised.
		240	Note 5 in Table 21.2 is added.
			Note 7 in Table 21.3 is revised.
		242-	Almost all pages are revised (22. Flash Memory Version).
		273	
		274	Table 23.1 is revised.
		275	Table 23.2 is revised.
		276	Table 23.3 is revised.
			Note 2 in Table 23.4 is added.
		277	Table 23.5 to 23.6 is partly revised.
		278	Table 23.8 is revised.
			Table 23.9 is revised.
		279	Table 23.10 is revised.
		280	Table 23.11 is revised.
		281	Table 23.13 is partly revised.
		283	Table 23.24 is partly revised.
		284	Figure 23.2 is partly revised.
			Table 23.26 is partly revised.
		285	Table 23.27 is partly revised.
		286	Table 23.28 is partly revised.
		287	Figure 23.3 is partly revised.
		290- 291	Figure 23.6 to 23.7 is partly revised.
		292- 293	Figure 23.8 to 23.9 is partly revised.
		295	Figure 23.11 is Figure 23.6 to 23.7 is partly revised.
		296	Table 23.29 is revised.
		290	10010 20.23 13 101130U.

Dett	Dete		Description
Rev.	Date	Page	Summary
		297	Table 23.30 is revised.
		298	Table 23.32 is partly revised.
		300	Table 23.43 is partly revised.
		301	Figure 23.12 is partly revised.
			Table 23.45 is partly revised.
		302	Table 23.46 is partly revised.
		303	Table 23.47 is partly revised.
		304	Figure 23.13 is partly revised.
		307- 308	Figure 23.16 to 23.17 is partly revised.
		309- 310	Figure 23.18 to 23.19 is partly revised.
		313- 339	23.2 Electrical Characteristics (M16C/62PT) is added.
		340	24.1 Reset is added.
		341	24.2 External Bus is partly revised.
		342	Figure 24.2 is added.
		343	24.4 Power Control is partly revised.
		346	24.9.2.1 Special Mode (I2C mode) is added.
		347	24.9.3 SI/O3, SI/O4 is added.
		348- 349	24.10 A/D Converter is partly revised.
		352	24.13 Mask ROM Version is added.
		356	24.15 Noise is added.
		357	25. Differences Depending on Manufacturing Period is a
2.40	Dec 15, 2005	-	voltage down detection reset -> brown-out detection Reset
		2-4	Tables 1.1 to 1.3 Performance outline of M16C/62P group are partly revised.
		7	Table 1.4 Product List (1) is partly revised. Note 1 is added.
		8	Table 1.5 Product List (2) is partly revised. Note 1 and 2 are added.
		9	Table 1.6 Product List (3) is partly revised. Note 1 and 2 are added.
		10	Table 1.7 Product List (4) is partly revised. Note 1 and 2 are added.
		11	Figure 1.3 Type No., Memory Size, and Package is partly revised
		12	Table 1.8 Product Code of Flash Memory version and ROMless version for M16C/62P is partly revised.
		13	Table 1.9 Product Code of Flash Memory version for M16C/62P is partly revised.

Dett	Data		Description
Rev.	Date	Page	Summary
		14	Figure 1.6 Pin Configuration (Top View) is partly revised.
		15-17	Tables 1.10 to 1.12 Pin Characteristics for 128-Pin Package are added.
		18-19	Figure 1.7 and 1.8 Pin Configuration (Top View) are partly revised.
		20-21	Tables 1.13 to 1.14 Pin Characteristics for 100-Pin Package are added.
		22	Figure 1.9 Pin Configuration (Top View) is partly revised.
		23-24	Tables 1.15 to 1.16 Pin Characteristics for 80-Pin Package are added.
		25-29	Tables 1.17 to 1.21 are partly revised.
		34	Note 4 of Table 4.1 SFR Information is partly revised.
		40-44	Change sections in Chapter 5.
		42	5.2 Brown-out Detection Reset (Hardware Reset 2) is partly revised.
		45	6. Voltage Detection Circuit is partly revised.
			Figure 6.1 Voltage Detection Circuit Block is partly revised.
		48	Figure 6.4 Typical Operation of Brown-out Detection Reset (Hardware Reset 2) is partly revised.
		49	Table 6.2 Sampling Periods is partly revised.
		52-53	6.4 Cold Start-up / Warm Start-up Determine Function is added.
		57	Note 7 of Figure 7.2 PM1 Register is partly revised.
		64	8.2.6 RDY Signal is partly revised.
		69	Table 8.8 Bit and Bus Cycle Related to Software
		80	Figure 9.8 Relationship Between Address on 4-Mbyte ROM and Those on Microcomputer (2) is partly revised.
		89	Figure 10.7 Examples of Main Clock Connection Circuit is partly revised.
		90	Figure 10.8 Examples of Sub Clock Connection Circuit is partly revised.
		91	10.1.4 PLL Clock is partly revised.
		94	10.4.1.6 On-chip Oscillator Mode is partly revised.
		95	10.4.1.7 On-chip Oscillator Low Power Dissipation Mode is partly revised.
		96	Table 10.4 Pin Status During Wait Mode is partly revised.
		97	10.4.2.4 Exiting Wait Mode is partly revised.
		98	10.4.3 Stop Mode is partly revised.
			Table 10.6 Interrupts to Stop Mode and Use Conditions is added.
		99	10.4.3.3 Exiting Stop Mode is partly revised.
		100	Figure 10.11 State Transition in Normal Operating Mode is partly revised.
		104	10.6.3 How to Use Oscillation Stop and Re-oscillation Detect Function is partly revised.
		107	12.2.2 Overflow Interrupt is partly revised.
		118	12.5.8 Returning from an Interrupt Routine is partly revised.
			12.5.9 Interrupt Priority is partly revised.
		119 120	12.5.10 Interrupt Priority Level Select Circuit is partly revised. Figure 12.11 IFSR and IFSR2A Registers (Interrupt Factor Select Register) is partly revised.

Day	Date		Description
Rev.		Page	Summary
		125	13.1 Cold Start / Warm Start moved to 5. Reset.
		127	Table 14.1 DMAC Specifications is partly revised.
		132	14.1.3 Effect of Software Wait is partly revised.
		165	Table 16.1 Three-phase Motor Control Timer Functions Specifications is partly revised.
		167	Notes 5 and 7 of Figure 16.2 INVC0 Register are partly revised.
		177- 179	Figures 17.1 to 17.3 UART Block Diagram are partly revised.
		181	Note 3 of Figure 17.5 UiRB Register is added.
		186	Figure 17.10 UCON and UiSMR Registers Notes 3 is revised.
		188	Table 17.1 Clock Synchronous Serial I/O Mode Specifications is partly revised. Note 2 is partly revised.
		192	Figure 17.13 Transmit and Receive Operation is revised.
		193	17.1.1.1 Counter Measure for Communication Error Occurs is partly revised.
		197	Table 17.5 UART Mode Specifications is partly revised. Note 1 is partly revised
		200	Figure 17.19 Transmit Operation is revised.
		201	17.1.2.1 Bit Rate is partly revised.
			Table 17.9 Example of Bit Rates and Settings is partly revised.
		202	17.1.2.2 Counter Measure for Communication Error Occurs is partly revised.
		205	Table 17.10 I ² C Mode Specifications is partly revised.
		207	Note 4 of Table 17.11 Registers to Be Used and Settings in $I^2C$ Mode (1) is added.
		215	Table 17.15 Special Mode Specifications is partly revised.
		222	Table 17.18 SIM Mode Specifications is partly revised.
		224	Figure 17.34 Transmit and Receive Timing in SIM Mode is partly revised.
		226	17.1.6.2 Format is partly revised.
		230	Table 17.20 SI/O3 and SI/O4 Specifications is partly revised.
		231	Figure 17.41 SI/Oi Operation Timing is partly revised.
			Figure 17.42 Polarity of Transfer Clock is partly revised.
		232	17.2.3 Functions for Settings an SOUTi Internal Value is partly revised.
		249	18.2.6 Output Impedance of Sensor under A/D Conversion is partly revised.
		250	Figure 18.11 Analog Input Pin and External Sensor Equivalent Circuit is partly revised.
		251	Table 19.1 D/A Converter Performance is partly revised.

Davi	Data		Description
Rev.	Date	Page	Summary
		252	Figure 19.2 DA0 and DA1 Register is partly revised.
			Note 2 of Figure 19.3 D/A Converter is added.
		254	Figure 20.3 CRC Calculation is partly revised.
		261	Note 2 of Figure 21.6 I/O Pin is deleted.
		270	Table 22.1 Flash Memory Version Specifications is partly revised.
		274	Figure 22.2 ROMCP Register is partly revised.
		275	Note 1 of Table 22.3 EM0 Mode and EW1 Mode is partly revised.
		276	22.3.2 EW1 Mode is partly revised.
		279	22.3.3.4 FMSTP Bit is partly revised.
		283	Figure 22.9 Processing Before and After Low Power Dissipation mode is partly revised.
		285	22.3.4.12 Low-Power Consumption Mode and On-chip Oscillator Low- power Consumption Mode is partly revised.
		288	22.3.5.5 Block Erase Command is partly revised.
			Figure 22.11 Block Erase Command is partly revised.
		292	Table 22.5 Status Register is partly revised.
		294	Figure 22.14 Full Status Check and Handling Procedure for Each Error is partly revised.
		297	Table 22.7 Pin Functions (Flash Memory Standard Serial I/O Mode) is partly revised. Note 2 is partly revised. Note 3 is added.
		297- 300	Figures 22.15 to 22.18 are partly revised.
		301	Figure 22.19 Circuit Application in Standard I/O Mode 1 is partly revised.
		302	Figure 22.20 Circuit Application in Standard I/O Mode 2 is partly revised.
		307	Table 23.4 A/D Conversion Characteristics is partly revised.
		309	Table 23.6 Flash Memory Version Electrical Characteristics for 100 cycle products is partly revised.
			Table 23.7 Flash Memory Version Electrical Characteristics for 10,000cycle products is partly revised.
			Table 23.8 Flash Memory Version Program / Erase Voltage and ReadOperation Voltage Characteristics is partly revised.
		310	Table 23.9 Low Voltage Detection Circuit Electrical Characteristics is partly revised.
		311	Figure 23.1 Power Supply Circuit Timing Diagram is partly revised.
		313	Table 23.12 Electrical Characteristics (2) is partly revised.
		314	Note 1 of Table 23.13 External Clock Input (XIN input) is added.
		331	Notes 1 to 4 of Table 23.32 External Clock Input (XIN input) are added.
		349	Table 23.53 Flash Memory Version Electrical Characteristics for 100 cycle products is partly revised. Standard (Min.) is partly revised.

Rev.	Date	Description	
		Page	Summary
		349	Table 23.54 Flash Memory Version Electrical Characteristics for 10,000 cycle products is partly revised. Standard (Min.) is partly revised. Note 5 is revised.
			Table 23.55 Flash Memory Version Program / Erase Voltage and Read Operation Voltage Characteristics is partly revised.
		352	Table 23.58 Electrical Characteristics is partly revised.
		359	24.1 SFR and 24.1.1 Register Settings, Table 24.1 Registers with Write- only Bits are added.
		360	Figure 24.1 Timing of SVcc is revised.
		363	24.5 Power Control is revised.
		375	Figure 24.4 Use of Capacitors to Reduce Noise is partly revised.
		375	24.11 A/D Converter is partly revised.
		377	24.12 Programable I/O Ports is partly revised.
		379	24.15.2 Stop mode is partly revised.
		380	24.15.8 Operation speed is partly revised.
		381	24.15.14 Regarding Programming/Erasing Endurance and Execution Time is partly revised. (Title change.)
		383	Table 25.1 Technical Update Applicable of M16C/62P Flash and ROM External Versions is partly revised.
2.41	Jan 10, 2006	-	voltage down detection -> low voltage detection
		99	Figure 10.10 State Transition to Stop Mode and Wait Mode is partly revised.
		100	Figure 10.11 State Transition in Normal Operating Mode is partly revised.
		132	14.1.3 Effect of Software Wait is partly revised.
		186	Figure 17.10 UCON and UiSMR Registers Notes 4 is added. Bit3(LSYN) is added.
		252	Figure 19.3 D/A Converter Equivalent Circuit is partly revised.

#### M16C/62P Group (M16C/62P, M16C/62PT) Hardware Manual

Publication Date : Rev.2.41 Jan 10, 2006

Published by : Sales Strategic Planning Div. Renesas Technology Corp.

 $\ensuremath{\mathbb{C}}$  2006. Renesas Technology Corp., All rights reserved. Printed in Japan

# M16C/62P Group (M16C/62P, M16C/62PT) Hardware Manual





Renesas Technology Corp. 2-6-2, Ote-machi, Chiyoda-ku, Tokyo, 100-0004, Japan