



LNBH221


Dual LNB supply and control IC with Step-Up converter and I²C interface

Feature summary

- All the features are the same for both section
- Complete and independent interface between LNBS and relevant I²C™ BUS
- BUILT-IN DC/DC controller for single 12V supply operation and high efficiency (Typ. 93% @ 500mA)
- LNB output current guaranteed up to 500mA
- Both compliant with eutelsat and directv output voltage specification accurate BUILT-IN 22KHz tone oscillator suits widely accepted standards
- Fast oscillator start-up facilitates DiSEqC™ encoding
- BUILT-IN 22KHz tone detector supports bi-directional DiSEqC™ 2.0
- Semi-lowdrop post regulator and high efficiency step-up pwm for low power loss: Typ. 0.56W @ 125mA
- Two output pins suitable to bypass the output r-l filter and avoid any tone distortion (R-L filter as per DiSEqC 2.0 SPECS, see application circuit on pag. 7, 8)
- Overload and over-temperature internal protections
- Overload and over-temperature I²C diagnostic BITS
- LNB short circuit soa protection with I²C diagnostic bit
- +/- 4KV ESD tolerant on input/output power pins

Description

Intended for analog and digital DUAL Satellite STB receivers/SatTV, sets/PC cards, the LNBH221 is a voltage regulator and interface IC,



POWER SO-36


assembled in POWER SO-36, specifically designed to provide the power 13/18V, and the 22KHz tone signalling for two independent LNB down converters or to a multiswitch box that could be independently powered and set. In this application field, it offers a complete solution with extremely low component count, low power dissipation together with simple design and I²C™ standard interfacing.

Contents

1	Diagram	3
2	Maximum ratings	4
3	Pin configuration	5
4	Typical application circuits for each section : A and B	7
5	Application information	9
5.1	I2C Bus Interface (one for each section)	10
5.2	Data validity	10
5.3	Start and stop conditions	10
5.4	Byte format	11
5.5	Acknowledge	11
5.6	Transmission without acknowledgement	11
6	LNBH221 software description (same for both section)	13
6.1	Interface Protocol	13
6.2	System register (SR, 1 Byte)	13
6.3	Transmitted data (I2C BUS write mode)	14
6.4	Received data (I2C bus READ MODE)	14
6.5	Power-On I2C interface reset	15
6.6	Address Pin	15
6.7	DiSEqCTM Implementation	15
7	Electrical characteristics	16
8	Thermal design notes	18
9	Typical performance characteristics (of each section)	19
10	Package mechanical data	23
11	Revision history	26

1 Diagram

Figure 1. Block diagram



2 Maximum ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{CC}	DC Input Voltage	-0.3 to 16	V
V_{UP}	DC Input Voltage	-0.3 to 25	V
$V_{O\text{TX/RX}}$	DC Output Pin Voltage	-0.3 to 25	V
I_O	Output Current	Internally Limited	mA
V_I	Logic Input Voltage (SDA, SCL, DSQIN)	-0.3 to 7	V
V_{DETIN}	Detector Input Signal Amplitude	-0.3 to 2	V_{PP}
V_{OH}	Logic High Output Voltage (DSQOUT)	-0.3 to 7	V
I_{GATE}	Gate Current	± 400	mA
V_{SENSE}	Current Sense Voltage	-0.3 to 1	V
V_{ADDRESS}	Address Pin Voltage	-0.3 to 7	V
T_{stg}	Storage Temperature Range	-40 to 150	$^{\circ}\text{C}$
T_J	Operating Junction Temperature Range	-40 to 125	$^{\circ}\text{C}$

Note: *Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.*

Table 2. Thermal Data

Symbol	Parameter	Value	Unit
R_{thJC}	Thermal Resistance Junction-Case	2	$^{\circ}\text{C/W}$

3 Pin configuration

Figure 2. Pin configurations (top view)




Table 3. Pin description


Symbol	Name	Function	PIN Number Sect:	
			A	B
V _{CC}	Supply Input	8V to 15V supply. A 220μF bypass capacitor to GND with a 470nF (ceramic) in parallel is recommended.	8	26
GATE	External Switch Gate	External MOS switch Gate connection of the step-up converter.	7	25
SENSE	Current Sense (Input)	Current Sense comparator input. Connected to current sensing resistor.	6	24
V _{UP}	Step-up Voltage	Input of the linear post-regulator. The voltage on this pin is monitored by the internal step-up controller to keep a minimum dropout across the linear pass transistor.	9	27
V _{ORX}	Output Port during 22KHz Tone RX	RX Output to the LNB in DiSEqC 2.0 application. See truth table for voltage selections and description on page 4.	28	10
SDA	Serial Data	Bidirectional data from/to I ² C bus.	2	20
SCL	Serial Clock	Clock from I ² C bus.	3	21
DSQIN	DiSEqC Input	When the TEN bit of the System Register is LOW, this pin will accept the DiSEqC code from the main μcontroller. Each section of the LNBH221 will use this code to modulate the internally generated 22kHz carrier. Set to GND this pin if not used.	4	22
DETIN	Detector In	22kHz Tone Detector Input. Must be AC coupled to the DiSEqC bus.	35	17

Table 3. Pin description

Symbol	Name	Function	PIN Number Sect:	
			A	B
DSQOUT	DiSEqC Output	Open drain output of the Tone Detector to the main μ controller for DiSEqC data decoding. It is LOW when tone is detected on the DETIN.	5	23
EXTM	External Modulation	External Modulation Input. Needs DC decoupling to the AC source. If not used, can be left open.	31	13
GND	Ground	Circuit Ground. It is internally connected to the die frame for heat dissipation.	1, 14, 18, 19, 32, 36	1, 14, 18, 19, 32, 36
BYP	Bypass Capacitor pin	Needed for internal pre regulator filtering.	34	16
V _O TX	Output Port during 22KHz Tone TX	Output of the linear post regulator/modulator to the LNB. See truth table for voltage selections.	30	12
GND	Ground	To be connected to ground.	29	11
ADDR	Address Setting	Four I ² C bus addresses available by setting the Address Pin level voltage.	33	15

4 Typical application circuits for each section: A and B

Figure 3. Application Circuit For Diseqc 1.x And Output Current Up To 500mA



The schematic diagram illustrates the LNBH221 circuit. Key components and their connections include:

- Input Stage:** A 12V input (V_{in}) is connected to the V_{cc} pin of the LNBH221. A 22KHz Tone Enable signal is connected to the $DSQIN^{(*)}$ pin. A 22 μH inductor ($L1$) is connected to the V_{in} line.
- Filtering and Biasing:** A 220 μF capacitor ($C1$) and a 470nF ceramic capacitor ($C4^{(*)}$) are connected to the V_{cc} pin. A 220 μF capacitor ($C2$) and a 470nF ceramic capacitor ($C3^{(*)}$) are connected to the V_{up} pin. An axial ferrite bead filter ($F1$) is placed between $C2$ and $C3$.
- IC1 (LNBH221):** The central component, with pins for V_{up} , Gate, Sense, V_{cc} , SDA, SCL, $DSQIN^{(*)}$, GND, ADDRESS, DSQOUT, EXTIM, Byp, DETIN^(**), VoRX, VoTX, and D2 1N4001.
- Output Stage:** The $VoTX$ and $VoRX$ pins are connected to a 270 μH inductor and a 15 ohm load, which is connected to the LNB output. A 100nF capacitor ($C8^{(*)}$) and a BAT43 diode ($D4^{(*)}$) are connected to the $VoTX$ pin. A 100nF capacitor ($C7^{(*)}$) and a BAT43 diode ($D3^{(*)}$) are connected to the $VoRX$ pin. A 10nF capacitor ($C6$) is connected to the DETIN^(**) pin. A 470nF capacitor ($C5$) is connected to the Byp pin.
- Other Components:** A MOSFET (ST54DNFS30L) is connected to the Gate pin. A 0.1 Ω resistor (R_{sc}) is connected to the Sense pin. A 220 μF capacitor ($C9$) is connected to the V_{up} pin.

Notes: $(*)$ see note, $(**)$ see note, $0 < V_{ADDR} < V_{BYP}$.

- 8/27

5 Application information

Basically, the LNBH221 includes two circuits that are completely independent. Each circuit can be separately controlled and must have its independent external components. All the below specification must be considered equal for each section.

This IC has a built in DC/DC step-up controller that, from a single supply source ranging from 8 to 15V, generates the voltages (V_{UP}) that let the linear post-regulator to work at a minimum dissipated power of 1W typ. @ 500mA load (the linear regulator drop voltage is internally kept at: $V_{UP}-V_{OUT}=2V$ typ.). An UnderVoltage Lockout circuit will disable the whole circuit when the supplied V_{CC} drops below a fixed threshold (6.7V typically). The internal 22KHz tone generator is factory trimmed in accordance to the standards, and can be controlled either by the I^2C^{TM} interface or by a dedicated pin (DSQIN) that allows immediate DiSeqCTM data encoding (*). When the TEN (Tone ENable) I^2C bit it is set to HIGH, a continuous 22KHz tone is generated on the output regardless of the DSQIN pin logic status.

The TEN bit must be set LOW when the DSQIN pin is used for DiSeqCTM encoding. The fully bi-directional DiSeqCTM 2.0 interfacing is completed by the built-in 22KHz tone detector. Its input pin (DETIN) must be AC coupled to the DiSeqCTM bus, and the extracted PWK data are available on the DSQOUT pin (*). To comply to the bi-directional DiSeqCTM 2.0 bus hardware requirements an output R-L filter is needed. The LNBH221 is provided with two output pins: the V_{OTX} to be used during the tone transmission and the V_{ORX} to be used when the tone is received. This allows the 22KHz Tone to pass without any losses due to the R-L filter impedance (see DiSeqC 2.0 application circuit on page 4). In DiSeqC 2.0 applications during the 22KHz transmission activated by DSQIN pin (or TEN I^2C bit), the V_{OTX} pin must be preventively set ON by the TTX I^2C bit and, both the 13/18V power supply and the 22KHz tone, are provided by mean of V_{OTX} output. As soon as the tone transmission is expired, the V_{OTX} must be set to OFF by setting the TTX I^2C bit to zero and the 13/18V power supply is provided to the LNB by the V_{ORX} pin through the R-L filter. When the LNBH221 is used in DiSeqC 1.x applications the R-L filter is not required (see DiSeqC 1.x application circuit on pag. 4), the TTX I^2C bit must be kept always to HIGH so that, the V_{OTX} output pin can provide both the 13/18V power supply and the 22KHz tone, enabled by DSQIN pin or by TEN I^2C bit. All the functions of this IC are controlled via I^2C^{TM} bus by writing 6 bits on the System Register (SR, 8 bits). The same register can be read back, and two bits will report the diagnostic status. When the IC is put in Stand-by (EN bit LOW), the power blocks are disabled.

When the regulator blocks are active (EN bit HIGH), the output can be logic controlled to be 13 or 18V by mean of the VSEL bit (Voltage SElect) for remote controlling of non-DiSeqC LNBs. Additionally, the LNBH221 is provided with the LLC I^2C bit that increase the selected voltage value (+1V when VSEL=0 and +1.5V when VSEL=1) to compensate for the excess voltage drop along the coaxial cable (LLC bit HIGH). By mean of the LLC bit, the LNBH221 is also compliant to the American LNB power supply standards that require the higher output voltage level to 19.5V (typ.) (instead of 18V), by simply setting the LLC=1 when VSEL=1. In order to improve design flexibility and to allow implementation of newcoming LNB remote control standards, an analogic modulation input pin is available (EXTM).

An appropriate DC blocking capacitor must be used to couple the modulating signal source to the EXTM pin. Also in this case, the V_{OTX} output must be set ON during the tone transmission by setting the TTX bit high. When external modulation is not used, the relevant pin can be left open. The current limitation block is SOA type: if the output port is shorted to ground, the SOA current limitation block limits the short circuit current (I_{SC}) at typically 300mA or 200mA respectively for V_{OUT} 13V or 18V, to reduce the power dissipation.

Moreover, it is possible to set the Short Circuit Current protection either statically (simple current clamp) or dynamically by the PCL bit of the I²C SR; when the PCL (Pulsed Current Limiting) bit is set to LOW, the overcurrent protection circuit works dynamically, as soon as an overload is detected, the output is shut-down for a time T_{OFF} , typically 900ms. Simultaneously the OLF bit of the System Register is set to HIGH. After this time has elapsed, the output is resumed for a time $T_{ON}=1/10T_{OFF}$ (typ.). At the end of T_{ON} , if the overload is still detected, the protection circuit will cycle again through T_{OFF} and T_{ON} . At the end of a full T_{ON} in which no overload is detected, normal operation is resumed and the OLF bit is reset to LOW. Typical $T_{ON}+T_{OFF}$ time is 990ms and it is determined by an internal timer. This dynamic operation can greatly reduce the power dissipation in short circuit condition, still ensuring excellent power-on start up in most conditions. However, there could be some cases in which an highly capacitive load on the output may cause a difficult start-up when the dynamic protection is chosen. This can be solved by initiating any power start-up in static mode (PCL=HIGH) and then switching to the dynamic mode (PCL=LOW) after a chosen amount of time. When in static mode, the OLF bit goes HIGH when the current clamp limit is reached and returns LOW when the overload condition is cleared. This IC is also protected against overheating: when the junction temperature exceeds 150°C (typ.), the step-up converter and the linear regulator are shut off, and the OTF SR bit is set to HIGH. Normal operation is resumed and the OTF bit is reset to LOW when the junction is cooled down to 140°C (typ.).

Note: () External components are needed to comply to bi-directional DiSEqC™ bus hardware requirements. Full compliance of the whole application to DiSEqC™ specifications is not implied by the use of this IC.*

Note: NOTICE: DiSEqC is a trademark of EUTELSAT. I²C is a trademark of Philips Semiconductors.

5.1 I²C Bus Interface (one for each section)

Data transmission from main μ P to the LNBH221 and viceversa takes place through the 2 wires I²C bus interface, consisting of the two lines SDA and SCL (pull-up resistors to positive supply voltage must be externally connected).

5.2 Data validity

As shown in [Figure 5.](#), the data on the SDA line must be stable during the high period of the clock. The HIGH and LOW state of the data line can only change when the clock signal on the SCL line is LOW.

5.3 Start and stop conditions

As shown in [Figure 6.](#) a start condition is a HIGH to LOW transition of the SDA line while SCL is HIGH.

The stop condition is a LOW to HIGH transition of the SDA line while SCL is HIGH. A STOP conditions must be sent before each START condition.

5.4 Byte format

Every byte transferred to the SDA line must contain 8 bits. Each byte must be followed by an acknowledge bit. The MSB is transferred first.

5.5 Acknowledge

The master (μ P) puts a resistive HIGH level on the SDA line during the acknowledge clock pulse (see [Figure 7.](#)). The peripheral (LNBH221) that acknowledges has to pull-down (LOW) the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during this clock pulse. The peripheral which has been addressed has to generate an acknowledge after the reception of each byte, otherwise the SDA line remains at the HIGH level during the ninth clock pulse time. In this case the master transmitter can generate the STOP information in order to abort the transfer. The LNBH221 won't generate the acknowledge if the V_{CC} supply is below the Undervoltage Lockout threshold (6.7V typ.).

5.6 Transmission without acknowledgement

Avoiding to detect the acknowledge of the LNBH221, the μ P can use a simpler transmission: simply it waits one clock without checking the slave acknowledging, and sends the new data.

This approach of course is less protected from misworking and decreases the noise immunity..

Figure 5. Data Validity On The I²C Bus




Figure 6. Timing Diagram On I²C Bus





Figure 7. Acknowledge On I²C Bus




6 LNBH221 software description (same for both section)

6.1 Interface Protocol

The interface protocol comprises:

- A start condition (S)
- A chip address byte = hex 10 / 11 (the LSB bit determines read(=1)/write(=0) transmission)
- A sequence of data (1 byte + acknowledge)
- A stop condition (P)



ACK= Acknowledge

S= Start

P= Stop

R/W= Read/Write

6.2 System register (SR, 1 Byte)

MSB							LSB
R, W	R, W	R, W	R, W	R, W	R, W	R	R
PCL	TTX	TEN	LLC	VSEL	EN	OTF	OLF

R,W= read and write bit

R= Read-only bit

All bits reset to 0 at Power-On

6.3 Transmitted data (I²C BUS write mode)

When the R/W bit in the chip address is set to 0, the main μ P can write on the System Register (SR) of the LNBH221 via I²C bus. Only 6 bits out of the 8 available can be written by the μ P, since the remaining 2 are left to the diagnostic flags, and are read-only.

PCL	TTX	TEN	LLC	VSEL	EN	OTF	OLF	Function
			0	0	1	X	X	V _{OUT} =13.25V, V _{UP} =15.25V
			0	1	1	X	X	V _{OUT} =18V, V _{UP} =20V
			1	0	1	X	X	V _{OUT} =14.25V, V _{UP} =16.25V
			1	1	1	X	X	V _{OUT} =19.5V, V _{UP} =21.5V
		0			1	X	X	22KHz tone is controlled by DSQIN pin
		1			1	X	X	22KHz tone is ON, DSQIN pin disabled
	0				1	X	X	V _O RX output is ON, output voltage controlled by VSEL and LLC
	1	X			1	X	X	V _O TX output is ON, 22KHz controlled by DSQIN or TEN, output voltage level controlled by VSEL and LLC
0					1	X	X	Pulsed (dynamic) current limiting is selected
1					1	X	X	Static current limiting is selected
X	X	X	X	X	0	X	X	Power blocks disabled

X= don't care.

Values are typical unless otherwise specified.

6.4 Received data (I²C bus READ MODE)

The LNBH221 can provide to the Master a copy of the SYSTEM REGISTER information via I²C bus in read mode. The read mode is Master activated by sending the chip address with R/W bit set to 1.

At the following master generated clocks bits, the LNBH221 issues a byte on the SDA data bus line (MSB transmitted first).

At the ninth clock bit the MCU master can:

- acknowledge the reception, starting in this way the transmission of another byte from the LNBH221;
- no acknowledge, stopping the read mode communication.

While the whole register is read back by the μ P, only the two read-only bits OLF and OTF convey diagnostic informations about the LNBH221.

PCL	ISEL	TEN	LLC	VSEL	EN	OTF	OLF	Function
These bits are read exactly the same as they were left after last write operation						0		T _J <140°C, normal operation
						1		T _J >150°C, power block disabled
							0	I _{OUT} <I _{OMAX} , normal operation
							1	I _{OUT} >I _{OMAX} , overload protection triggered

Values are typical unless otherwise specified.

6.5 Power-On I²C interface reset

The I²C interface built in the LNBH221 is automatically reset at power-on. As long as the V_{CC} stays below the UnderVoltage Lockout threshold (6.7V typ.), the interface will not respond to any I²C command and the System Register (SR) is initialized to all zeroes, thus keeping the power blocks disabled. Once the V_{CC} rises above 7.3V typ, the I²C interface becomes operative and the SR can be configured by the main μ P. This is due to 500mV of hysteresis provided in the UVL threshold to avoid false retriggering of the Power-On reset circuit.

6.6 Address Pin

Connecting this pin to GND the Chip I²C interface address is 0001000, but, it is possible to choice among 4 different addresses simply setting this pin at 4 fixed voltage levels (see [Table 7.](#) on page 17).

6.7 DiSEqC™ Implementation

The LNBH221 helps the system designer to implement the bi-directional DiSEqC 2.0 protocol by allowing an easy PWK modulation/demodulation of the 22KHz carrier. The PWK data are exchanged between the LNBH221 and the main μ P using logic levels that are compatible with both 3.3 and 5V microcontrollers. This data exchange is made through two dedicated pins, DSQIN and DSQOUT, in order to maintain the timing relationships between the PWK data and the PWK modulation as accurate as possible. These two pins should be directly connected to two I/O pins of the μ P, thus leaving to the resident firmware the task of encoding and decoding the PWK data in accordance to the DiSEqC protocol. Full compliance of the system to the specification is thus not implied by the bare use of the LNBH221. The system designer should also take in consideration the bus hardware requirements; that can be simply accomplished by the R-L termination connected on the V_{OUT} pins of the LNBH221, as shown in the Typical Application Circuit on page 7, 8. To avoid any losses due to the R-L impedance during the tone transmission, the LNBH221 has dedicated output (V_{OTX}) that, in a DiSEqC 2.0 application, is connected after the filter and must be enabled by setting the TTX SR bit HIGH only during the tone transmission (see DiSEqC 2.0 operation description on page 9).

Unidirectional (1.x) DiSEqC and non-DiSEqC systems normally don't need this termination, and the V_{OTX} pin can be directly connected to the LNB supply port of the Tuner (see DiSEqC 1.x application circuit on pag. 7, 8). There is also no need of Tone Decoding, thus DETIN and DSQOUT pins can be left unconnected and the Tone is provided by the V_{OTX}.

7 Electrical characteristics

Table 4. Electrical characteristics of each section (A and B)

($T_J = 0$ to 85°C , $\text{EN}=1$, $\text{TTX}=0/1$, $\text{LLC}=\text{VSEL}=\text{TEN}=\text{PCL}=0$, $\text{DSQIN}=\text{LOW}$, $V_{\text{IN}}=12\text{V}$,

$I_{\text{OUT}}=50\text{mA}$, unless otherwise specified. See software description section for I²C access to the system register)

Symbol	Parameter	Parameter	Min.	Typ.	Max.	Unit
V_{IN}	Supply Voltage	$I_{\text{OUT}} = 500 \text{ mA}$ $\text{TEN}=\text{VSEL}=\text{LLC}=1$	8		15	V
I_{IN}	Supply Current	$\text{EN}=\text{TEN}=\text{VSEL}=\text{LLC}=1$, No Load		20	40	mA
		$\text{EN}=0$		3.5	7	
V_{OUT}	Output Voltage	$I_{\text{OUT}} = 500 \text{ mA}$ $\text{VSEL}=1$				V
		$\text{LLC}=0$	17.3	18	18.7	
		$\text{LLC}=1$	18.7	19.5	20.3	
V_{OUT}	Output Voltage	$I_{\text{O}} = 500 \text{ mA}$ $\text{VSEL}=0$				V
		$\text{LLC}=0$	12.75	13.25	13.75	
		$\text{LLC}=1$	13.75	14.25	14.75	
ΔV_{OUT}	Line Regulation	$V_{\text{IN}}=8$ to 15V				mV
		$\text{VSEL}=0$		5	40	
		$\text{VSEL}=1$		5	60	
ΔV_{OUT}	Load Regulation	$\text{VSEL} = 0$ or 1 $I_{\text{OUT}} = 50$ to 500mA			200	mV
I_{MAX}	Output Current Limiting		500		750	mA
I_{SC}	Output Short Circuit Current	$\text{VSEL} = 0$		300		mA
		$\text{VSEL} = 1$		200		
t_{OFF}	Dynamic Overload protection OFF Time	$\text{PCL}=0$ Output Shorted		900		ms
t_{ON}	Dynamic Overload protection ON Time	$\text{PCL}=0$ Output Shorted		$t_{\text{OFF}}/10$		ms
f_{TONE}	Tone Frequency	$\text{TEN}=1$	20	22	24	KHz
A_{TONE}	Tone Amplitude	$\text{TEN}=1$	0.55	0.72	0.9	V_{PP}
D_{TONE}	Tone Duty Cycle	$\text{TEN}=1$	40	50	60	%
t_r, t_f	Tone Rise and Fall Time	$\text{TEN}=1$	5	8	15	μs
G_{EXTM}	External Modulation Gain	$\Delta V_{\text{OUT}}/\Delta V_{\text{EXTM}}$, $f = 10\text{Hz}$ to 50KHz , $\text{TTX}=1$		6		
V_{EXTM}	External Modulation Input Voltage	AC Coupling, $\text{TTX}=1$			400	mV_{PP}
Z_{EXTM}	External Modulation Impedance	$f = 10\text{Hz}$ to 50KHz		260		W
f_{SW}	DC/DC Converter Switch Frequency			220		kHz
f_{DETIN}	Tone Detector Frequency Capture Range	0.4Vpp sinewave	18		24	kHz

Table 4. Electrical characteristics of each section (A and B)(T_J = 0 to 85°C, EN=1, TTX=0/1, LLC=VSEL=TEN=PCL=0, DSQIN=LOW, V_{IN}=12V,I_{OUT}=50mA, unless otherwise specified. See software description section for I²C access to the system register)

Symbol	Parameter	Parameter	Min.	Typ.	Max.	Unit
V _{DETIN}	Tone Detector Input Amplitude	f _{IN} =22kHz sinewave	0.2		1.5	V _{PP}
Z _{DETIN}	Tone Detector Input Impedance			150		kΩ
V _{OL}	DSQOUT Pin Logic LOW	Tone present I _{OL} =2mA		0.3	0.5	V
I _{OZ}	DSQOUT Pin Leakage Current	Tone absent V _{OH} = 6V			10	μA
V _{IL}	DSQIN Input Pin Logic LOW				0.8	V
V _{IH}	DSQIN Input Pin Logic HIGH		2			V
I _{IH}	DSQIN Pin Input Current	V _{IH} = 5V		15		μA
I _{OBK}	Output Backward Current	EN=0 V _{OBK} = 18V		-6	-15	mA
T _{SHDN}	Thermal Shutdown Threshold			150		°C
ΔT _{SHDN}	Thermal Shutdown Hysteresis			15		°C

Table 5. Gate And Sense Electrical Characteristics (T_J = 0 to 85°C, V_{IN}=12V)

Symbol	Parameter	Parameter	Min.	Typ.	Max.	Unit
R _{DSON-L}	Gate LOW R _{DSON}	I _{GATE} =-100mA		4.5		Ω
R _{DSON-H}	Gate LOW R _{DSON}	I _{GATE} =100mA		4.5		Ω
V _{SENSE}	Current Limit Sense Voltage			200		mV

Table 6. I²C Electrical Characteristics (T_J = 0 to 85°C, V_{IN}=12V)

Symbol	Parameter	Parameter	Min.	Typ.	Max.	Unit
V _{IL}	LOW Level Input Voltage	SDA, SCL			0.8	V
V _{IH}	HIGH Level Input Voltage	SDA, SCL	2			V
I _{IN}	Input Current	SDA, SCL, V _{IN} = 0.4 to 4.5V	-10		10	μA
V _{OL}	Low Level Output Voltage	SDA (open drain), I _{OL} = 6mA			0.6	V
f _{MAX}	Maximum Clock Frequency	SCL	500			KHz

Table 7. Address Pin Characteristics (T_J = 0 to 85°C, V_{IN}=12V)

Symbol	Parameter	Parameter	Min.	Typ.	Max.	Unit
V _{ADDR-1}	"0001000" Addr Pin Voltage		0		0.7	V
V _{ADDR-2}	"0001001" Addr Pin Voltage		1.3		1.7	V
V _{ADDR-3}	"0001010" Addr Pin Voltage		2.3		2.7	V
V _{ADDR-4}	"0001011" Addr Pin Voltage		3.3		5	V
V _{ADDR-1}	"0001000" Addr Pin Voltage		0		0.7	V

8 Thermal design notes


During normal operation, the LNBH221 device dissipates some power. At rated output current of 500mA on each section output, the voltage drop on both linear regulators lead to a total dissipated power that is typically 2W. The heat generated requires a suitable heatsink to keep the junction temperature below the over-temperature protection threshold. Assuming a 45°C temperature inside the Set-Top-Box case, the total R_{thJC} has to be less than 40°C/W.

While this can be easily achieved using a through-hole power package that can be attached to a small heatsink or to the metallic frame of the receiver, a surface mount power package must rely on PCB solutions whose thermal efficiency is often limited. The simplest solution is to use a large, continuous copper area of the GND layer to dissipate the heat coming from the IC body.

Given for the PSO-36 package an R_{thJC} equal to 2°C/W, a maximum of 38°C/W are left to the PCB heatsink. This area can be the inner GND layer of a multi-layer PCB, or, in a dual layer PCB, an unbroken GND area even on the opposite side where the IC is placed. In [Figure 8.](#), it is shown a suggested layout for the PSO-36 package with a dual layer PCB, where the IC exposed pad connected to GND and the square dissipating area are thermally connected through 32 vias holes, filled by solder. This arrangement, when L=40mm, achieves an R_{thJA} of about 28°C/W.

Different layouts are possible, too. Basic principles, however, suggest to keep the IC and its ground exposed pad approximately in the middle of the dissipating area; to provide as many vias as possible; to design a dissipating area having a shape as square as possible and not interrupted by other copper traces.

Figure 8. PowerSO-36 Suggested Pcb Heatsink Layout



9 Typical performance characteristics (of each section)

($T_J = 25^\circ\text{C}$, unless otherwise specification)

Figure 9. Output Voltage vs Temperature




Figure 10. Output Voltage vs Temperature




Figure 11. Output Voltage vs Temperature




Figure 12. Load Regulation vs Temperature




Figure 13. Load Regulation vs Temperature




Figure 14. Supply Current vs Temperature




Figure 15. Supply Current vs Temperature




Figure 16. Supply Current vs Temperature




Figure 17. Dynamic Overload Protection ON Time vs Temperature




Figure 18. Dynamic Overload Protection OFF Time vs Temperature




Figure 19. Output Current Limiting vs Temperature




Figure 20. Tone Frequency vs Temperature




Figure 21. Tone Amplitude vs Temperature




Figure 22. Tone Duty Cycle vs Temperature




Figure 23. Tone Rise Time vs Temperature




Figure 24. Tone Fall Time vs Temperature




Figure 25. Undervoltage Lockout Threshold vs Temperature




Figure 26. Output Backward Current vs Temperature




Figure 27. DC/DC Converter Efficiency vs Temperature




Figure 28. Current Limit Sense Voltage vs Temperature






Figure 29. 22kHz Tone Waveform




$V_{CC} = 12\text{V}$, $I_o = 50\text{mA}$, EN=TEN=1

Figure 30. DSQIN Tone Enable Transient Response




$V_{CC} = 12\text{V}$, $I_o = 50\text{mA}$, EN=1, Tone enabled by DSQIN Pin

Figure 31. DSQIN Tone Enable Transient Response



$V_{CC} = 12\text{V}$, $I_o = 50\text{mA}$, EN=1, Tone enabled by DSQIN Pin

Figure 32. DSQIN Tone Disable Transient Response



$V_{CC} = 12\text{V}$, $I_o = 50\text{mA}$, EN=1, Tone enabled by DSQIN Pin


10 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

PowerSO-36 MECHANICAL DATA


DIM.	mm.			inch		
	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
A			3.60			0.1417
a1	0.10		0.30	0.0039		0.0118
a2			3.30			0.1299
a3	0		0.10	0		0.0039
b	0.22		0.38	0.0087		0.0150
c	0.23		0.32	0.0091		0.0126
D (1)	15.80		16.00	0.6220		0.6299
D1	9.40		9.80	0.3701		0.3858
E	13.90		14.50	0.5472		0.5709
E1 (1)	10.90		11.10	0.4291		0.4370
E2			2.90			0.1142
E3	5.8		6.2	0.2283		0.2441
e		0.65			0.0256	
e3		11.05			0.4350	
G	0		0.10	0.0000		0.0039
H	15.50		15.90	0.6102		0.6260
h			1.10			0.0433
L	0.80		1.10	0.0315		0.0433
N			10°			10°
S	0°		8°	0°		8°

(1) "D and E1" do not include mold flash or protusions - Mold flash or protusions shall not exceed 0.15mm (0.00 ")



Tape & Reel PowerSO-36 MECHANICAL DATA

DIM.	mm.			inch		
	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
A			330			12.992
C	12.8		13.2	0.504		0.519
D	20.2			0.795		
N	60			2.362		
T			30.4			1.197
Ao	15.1		15.3	0.594		0.602
Bo	16.5		16.7	0.650		0.658
Ko	3.8		4.0	0.149		0.157
Po	3.9		4.1	0.153		0.161
P	23.9		24.1	0.941		0.949
W	23.7		24.3	0.933		0.957



11 Revision history

Table 8. Document revision history

Date	Revision	Changes
08-Apr-2005	4	Maturity Changed.
23-Feb-2006	5	The Figure 3. and Figure 4. has been updated.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED REPRESENTATIVE OF ST, ST PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS, WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com