

### LMH1982

### **Multi-Rate Video Clock Generator with Genlock**

### **General Description**

The LMH1982 is a multi-rate video clock generator ideal for use in a wide range of 3-Gbps (3G), high-definition (HD), and standard-definition (SD) video applications, such as video synchronization, serial digital interface (SDI) serializer and deserializer (SerDes), video conversion, video editing, and other broadcast and professional video systems.

The LMH1982 can generate two simultaneous SD and HD clocks and a Top of Frame (TOF) pulse. In genlock mode, the device's phase locked loops (PLLs) can synchronize the output signals to H sync and V sync input signals applied to either of the reference ports. The input reference can have analog timing from National's LMH1981 multi-format video sync separator or digital timing from an SDI deserializer and should conform to the major SD and HD standards. When a loss of reference occurs, the device can default to free run operation where the output timing accuracy will be determined by the external bias on the free run control voltage input.

The LMH1982 can replace discrete PLLs and field-programmable gate array (FPGA) PLLs with multiple voltage controlled crystal oscillators (VCXOs). Only one 27.0000 MHz VCXO and loop filter are externally required for genlock mode. The external loop filter as well as programmable PLL parameters can provide narrow loop bandwidths to minimize jitter transfer. HD clock output jitter as low as 40 ps peak-topeak can help designers using FPGA SerDes meet stringent SDI output jitter specifications.

The LMH1982 is offered in a space-saving 5 mm x 5 mm 32-pin LLP package and provides low total power consumption of about 250 mW (typical).


#### **Features**

- Two simultaneous LVDS output clocks with selectable frequencies and Hi-Z capability:
  - SD clock: 27 MHz or 67.5 MHz
  - HD clock: 74.25 MHz, 74.25/1.001 MHz, 148.5 MHz or 148.5/1.001 MHz
- Low-jitter output clocks may be directly connected to an FPGA serializer to meet SMPTE SDI jitter specifications
- Top of Frame (TOF) pulse with programmable output format timing and Hi-Z capability
- Two reference ports (A and B) with H and V sync inputs
- Supports cross-locking of input and output timing
- External loop filter allows control of loop bandwidth, jitter transfer, and lock time characteristics
- Free run or Holdover operation on loss of reference
- User-defined free run control voltage input
- I2C interface and control registers
- 3.3V and 2.5V supplies


### **Applications**

- Video genlock and synchronization
- FPGA SDI SerDes recovered clock generation
- Triple rate 3G/HD/SD-SDI SerDes
- Video capture, conversion, editing and distribution
- Video displays and projectors
- Broadcast and professional video equipment


### **Typical Video Genlock Block Diagram**



## **Functional Block Diagram**




### **Typical Loop Filter Topology**



## **Ordering Information**

Package	Part Number	Package Marking	Transport Media	NSC Drawing
	LMH1982SQ		1k Units Tape and Reel	
32-Pin LLP	LMH1982SQE	L1982SQ	250 Units Tape and Reel	SQA32A
	LMH1982SQX		4.5k Units Tape and Reel	

## **Connection Diagram**



3

## **Pin Descriptions**

Pin No.	Pin Name	I/O	Signal Level	Pin Description
_	DAP	_	Supply	Die Attach Pad (Connect to GND)
1	VC_FREERUN	I	Analog	Free Run Control Voltage Input
2, 10, 18, 22, 26, 30	GND	_	Supply	Ground
3, 21, 27, 28, 32	$V_{DD}$	_	Supply	3.3V Supply
4	HREF_A	I	LVCMOS	H sync Input, Reference A
5	VREF_A	I	LVCMOS	V sync Input, Reference A
6	REF_SEL	I	LVCMOS	Reference Select 1, 2
7	HREF_B	I	LVCMOS	H sync Input, Reference B
8	VREF_B	I	LVCMOS	V sync Input, Reference B
9	$DV_DD$	_	Supply	2.5V Supply
11	SDA	I/O	I <sup>2</sup> C	I <sup>2</sup> C Data <sup>3</sup>
12	SCL	I	I2C	I <sup>2</sup> C Clock <sup>3</sup>
13	I <sup>2</sup> C_ENABLE	I	LVCMOS	I <sup>2</sup> C Enable
14	GENLOCK	I	LVCMOS	Mode Select <sup>4</sup>
15	RESET	I	LVCMOS	Device Reset
16	NO_REF	0	LVCMOS	Reference Status Flag
17	NO_LOCK	0	LVCMOS	Lock Status Flag
19, 20	HD_CLK, HD_CLK	0	LVDS	HD Clock Output
23, 24	SD_CLK, SD_CLK	0	LVDS	SD Clock Output
25	TOF	0	LVCMOS	Top of Frame Pulse
29	VCXO	I	LVCMOS	VCXO Clock Input
31	LPF	0	Analog	VCXO PLL Loop Filter

- 1. To control reference selection via the REF\_SEL pin instead of the I<sup>2</sup>C interface (default), program I<sup>2</sup>C\_RSEL = 0 (register 00h).

  2. To override reference control via pin 6 and instead use pin 6 as an logic input for output initialization, program PIN6\_OVRD = 1 (register 02h); accordingly, the TOF\_INIT bit (register 0Ah) will be ignored and reference selection must be controlled via I<sup>2</sup>C.
- SDA and SCL pins each require a 4.7 kΩ (typ) pull-up resistor to the V<sub>DD</sub> supply.
   To control mode selection via the GENLOCK pin instead of the I²C interface (default), program I²C\_GNLK = 0 (register 00h).

## **Table of Contents**

General Description	
Features	1
Applications	
Typical Video Genlock Block Diagram	1
Functional Block Diagram	2
Typical Loop Filter Topology	2
Ordering Information	
Connection Diagram	
Pin Descriptions	4
Absolute Maximum Ratings	7
Operating Ratings	7
Electrical Characteristics	7
Typical Performance Characteristics	10
Supported Standards and Timing Formats	12
Supported Standards and Timing Formats Application Information 1.0 FUNCTIONAL OVERVIEW	13
1.0 FUNCTIONAL OVERVIEW	13
2.0 GENERAL PROGRAMMING INFORMATION	
2.1 148.35 MHz PLL Initialization Sequence	14
2.2 Enabling Genlock Mode 2.3 Output Disturbance While Output Alignment Mode Enabled	14
2.3 Output Disturbance While Output Alignment Mode Enabled	14
3.0 MODES OF OPERATION	14
3.1 Free Run Mode	
3.2 Genlock Mode	
3.2.1 Genlock Mode State Diagram	14
3.2.2 Loss of Reference (LOŘ)	15
3.2.2.1 Free Run during LOR	15
3.2.2.2 Holdover during LOR	
4.0 INPUT REFERENCE	15
4.1 Programming the PLL 1 Dividers	15
4.2 Reference Frame Decoder	16
5.0 OUTPUT CLOCKS AND TOF	
5.1 Programming The Output Clock Frequencies	16
5.2 Programming The Output Format Timing	16
5.2.1 Output TOF Clock	18
5.2.2 Output Frame Timing	18
5.2.2.1 HD Format TOF Generation using a 27 MHz TOF Clock	10
5.2.3 Reference Frame Timing	10
5.2.5 Output Frame Line Offset	10
5.3 Programming The Output Initialization Sequence	
5.3.1 TOF Output Delay Considerations	10
5.3.2 Output Clock Initialization without TOF	10
5.4 Output Behavior Upon Loss Of Reference	10
6.0 REFERENCE AND PLL LOCK STATUS	
6.1 Reference Detection	
6.1.1 Programming the Loss of Reference (LOR) Threshold	20
6.2 PLL Lock Detection	
6.2.1 Programming the PLL Lock Threshold	20
6.2.2 PLL Lock Status Instability	20
TABLE.7	
7.0 LOOP RESPONSE	
7.1 Loop Response Design Equations	
7.1.1 Loop Response Optimization Tips	22
7.2 Lock Time Considerations	22
7.3 VCXO Considerations	
7.4 Free Run Output Jitter	
8.0 I <sup>2</sup> C INTERFACE PROTOCOL	
8.1 Write Sequence	
8.2 Read Sequence	
8.3 I <sup>2</sup> C Enable Control Pin	
9.0 I <sup>2</sup> C INTERFACE CONTROL REGISTER DEFINITIONS	
9.1 Genlock And Input Reference Control Registers	
9.2 Genlock Status And Lock Control Register	
9.3 Input Control Register	
o.o input oonition regioter	20

O. A. Dill. A. Divideo Devictor	
9.4 PLL 1 Divider Register	26
9.5 PLL 4 Charge Pump Current Control Register	26
9.6 Output Clock And TOF Control Register	26
9.7 TOF Configuration Registers	26
9.8 PLL 1, 2, 3 Charge Pump Current Control Registers	2/
9.9 Reserved Registers	20
Dhysical Dimensions	29
Physical Dimensions	3 I

### **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

ESD Tolerance (Note 2)

Human Body Model 2000V Machine Model 200V

 $\begin{array}{ll} \text{Machine Model} & 200\text{V} \\ \text{Supply Voltage, V}_{\text{DD}} & 3.6\text{V} \\ \text{Supply Voltage, DV}_{\text{DD}} & 2.75\text{V} \\ \text{Input Voltage Range (any input)} & -0.3\text{V to V}_{\text{DD}} +0.3\text{V} \\ \end{array}$ 

 $\begin{array}{lll} \mbox{Storage Temperature Range} & -65^{\circ}\mbox{C to } +150^{\circ}\mbox{C} \\ \mbox{Lead Temperature (Soldering 10 sec.)} & 300^{\circ}\mbox{C} \\ \mbox{Junction Temperature, T}_{\mbox{JMAX}} & 150^{\circ}\mbox{C} \\ \mbox{Thermal Resistance } (\theta_{\mbox{\scriptsize IA}}) & 33^{\circ}\mbox{C/W} \end{array}$ 

### **Operating Ratings**

 $V_{DD}$  3.3V ± 5% DV<sub>DD</sub> 2.5V ± 5% Input Voltage 0V to  $V_{DD}$  Temperature Range,  $T_{\Delta}$  0°C to 70°C

### **Electrical Characteristics**

Unless otherwise specified, all limits are guaranteed for  $T_A = 25^{\circ}C$ ,  $V_{DD} = 3.3V$ ,  $DV_{DD} = 2.5V$ , **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
			(Note 6)	(Note 5)	(Note 6)	
$I_{VDD}$	V <sub>DD</sub> Supply Current	Default register settings, no input reference,		47		mA
$I_{DVDD}$	DV <sub>DD</sub> Supply Current	27 MHz VCXO and loop filter connected,		39		mA
		$100\Omega$ differential load on SD_CLK and HD_CLK outputs; no load on all other outputs				
I <sub>VDD</sub>	V <sub>DD</sub> Supply Current	$V_{DD} = 3.465V$ , $DV_{DD} = 2.75V$ , Genlock mode,		57	70	mA
I <sub>DVDD</sub>	DV <sub>DD</sub> Supply Current	1080p/59 output timing, HD_CLK = 148.35		44	60	mA
סטאטי	D TOD Cappiy Carronic	MHz, SD_CLK = 67.5 MHz, $100\Omega$ differential		''		
		load on SD_CLK and HD_CLK outputs; no				
		load on all other outputs				
	Voltage Control Input (Pin 1)				· · · · ·	
V <sub>IL</sub>	Low Analog Input Voltage	(Note 7)		0		V
V <sub>IH</sub>	High Analog Input Voltage	(Note 7)		V <sub>DD</sub>		V
Referenc	e Inputs (Pins 4, 5, 7, 8)	,				
V <sub>IL</sub>	Low Input Voltage	I <sub>IN</sub> = ±10 μA	0		0.3 V <sub>DD</sub>	V
$V_{IH}$	High Input Voltage	$I_{IN} = \pm 10 \mu A$	$0.7~V_{DD}$		V <sub>DD</sub>	V
$\Delta T_{HV}$	H-V Sync Timing Offset	Input timing offset measured from H sync to V			2.0	μs
		sync pulse leading edges (Note 8)				
	ontrol Inputs (Pins 6, 13, 14, 15			1		
V <sub>IL</sub>	Low Input Voltage	I <sub>IN</sub> = ±10 μA	0		0.3 V <sub>DD</sub>	V
V <sub>IH</sub>	High Input Voltage	$I_{IN} = \pm 10 \mu A$	0.7 V <sub>DD</sub>		V <sub>DD</sub>	V
I <sup>2</sup> C Interf	ace (Pins 11, 12)			1	ı	
$V_{IL}$	Low Input Voltage		0		0.3 V <sub>DD</sub>	V
$V_{IH}$	High Input Voltage		0.7 V <sub>DD</sub>		V <sub>DD</sub>	V
I <sub>IN</sub>	Input Current	V <sub>IN</sub> between 0.1 V <sub>DD</sub> and 0.9 V <sub>DD</sub>	-10		+10	μΑ
I <sub>OL</sub>	Low Output Sink Current	$V_{OL} = 0V \text{ or } 0.4V$		3		mA
	ag Outputs (Pin 16, 17)					
$V_{OL}$	Low Output Voltage	I <sub>OUT</sub> = +10 mA			0.4	V
$V_{OH}$	High Output Voltage	$I_{OUT} = -10 \text{ mA}$	$V_{DD}$			V
			-0.4V			
	ame Output (Pin 25)			1	Г	
V <sub>OL</sub>	Low Output Voltage	I <sub>OUT</sub> = +10 mA			0.4	V
V <sub>OH</sub>	High Output Voltage	I <sub>OUT</sub> = -10 mA	V <sub>DD</sub> -0.4V			V
I <sub>OZ</sub>	Output Hi-Z Leakage Current	TOF output in Hi-Z mode, output pin connected to V <sub>DD</sub> or GND		0.4	10	ļμAl
	<b>+</b>	15 pF load		<del></del>	<b></b>	

Symbol	Parameter	Conditions	Min	Тур	Max	Units
-			(Note 6)	(Note 5)	(Note 6)	
t <sub>F</sub>	Fall Time	15 pF load		1.5		ns
t <sub>D_TOF</sub>	TOF Output Delay Time (Note	Specified for any SD or HD format generated		2		ns
50.	9)	from 27 MHz TOF clock (Note 10), outputs				
		initialized (Note 11), 15 pF load				
Clock Ou	tputs (Pins 19, 20, 23, 24)					
$Jitter_{SD}$	27 MHz TIE Peak-to-Peak	HD_CLK = Hi-Z		23		ps
	Output Jitter (Note 12)	HD_CLK = 74.176 MHz		40		ps
	67.5 MHz TIE Peak-to-Peak	HD_CLK = Hi-Z		40		ps
	Output Jitter (Note 12)	HD_CLK = 74.176 MHz		50		ps
Jitter <sub>HD</sub>	74.176 MHz TIE Peak-to-Peak	SD_CLK = Hi-Z		55		ps
	Output Jitter (Note 12)	SD_CLK = 27 MHz		65		ps
	74.25 MHz TIE Peak-to-Peak	SD_CLK = Hi-Z		40		ps
	Output Jitter (Note 12)	SD_CLK = 27 MHz		50		ps
	148.35 MHz TIE Peak-to-Peak	SD_CLK = Hi-Z		60		ps
	Output Jitter (Note 12)	SD_CLK = 27 MHz		70		ps
	148.5 MHz TIE Peak-to-Peak	SD_CLK = Hi-Z		45		ps
	Output Jitter (Note 12)	SD_CLK = 27 MHz		55		ps
t <sub>D_SD</sub>	27 MHz Output Delay Time	SD_CLK = 27 MHz, Any valid output timing,		4		ns
D_0D	(Note 13)	outputs initialized (Note 11)				
	67.5 MHz Output Delay Time	SD_CLK = 67.5 MHz, 525i output timing (Note		6		ns
	(Note 13)	10), outputs initialized (Note 11)				
t <sub>D_HD</sub>	74.176 MHz Output Delay Time	HD_CLK = 74.176 MHz, 1080i/59 output		4.5		ns
	(Note 14)	timing (Note 10), outputs initialized (Note 11)				
	74.25 MHz Output Delay Time	HD_CLK = 74.25 MHz, 1080i/50 output timing		-0.6		ns
	(Note 14)	(Note 10), outputs initialized (Note 11)				
		HD_CLK = 148.35 MHz, 1080p/59 output		1.5		ns
	(Note 14)	timing (Note 10), outputs initialized (Note 11)				
	148.5 MHz Output Delay Time	HD_CLK = 148.5 MHz, 1080p/50 output timing		4.5		ns
	(Note 14)	(Note 10), outputs initialized (Note 11)	0.47	050	45.4	
V <sub>OD</sub>	Differential Signal Output Voltage (Note 15)	100 $\Omega$ differential load	247	350	454	mV
$V_{OS}$	Common Signal Output Voltage (Note 15)	100 $\Omega$ differential load	1.125	1.250	1.375	V
IV <sub>OD</sub> I	IChange to V <sub>OD</sub> I for	100Ω differential load			50	lmVl
	Complementary Output States (Note 15)					
IV <sub>OS</sub> I	IChange to V <sub>OS</sub> I for	100Ω differential load			50	lmVl
	Complementary Output States (Note 15)					
I <sub>os</sub>	Output Short Circuit Current	Differential clock output pins connected to GND			24	lmAl
I <sub>oz</sub>	Output Hi-Z Leakage Current	Output clock in Hi-Z mode, differential clock		1	10	lμAl
		output pins connected to V <sub>DD</sub> or GND				

**Note 1:** Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is intended to be functional. For guaranteed specifications and test conditions, see the Electrical Characteristics.

Note 2: Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC) Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).

Note 3: The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $\theta_{JA}$ . The maximum allowable power dissipation at any ambient temperature is PD =  $(T_{J(MAX)} - T_A)/\theta_{JA}$ . All numbers apply for packages soldered directly onto a PC Board.

Note 4: Electrical Table values apply only for factory testing conditions at the temperature indicated. No guarantee of parametric performance is indicated in the electrical tables under conditions different than those tested.

Note 5: Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not guaranteed on shipped production material.

Note 6: Limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlation using Statistical Quality Control (SQC) methods.

Note 7: The input voltage to VC\_FREERUN (pin 1) should also be within the input range of the external VCXO. The input voltage should be clean from noise that may significantly modulate the VCXO control voltage and consequently produce output jitter during free run operation.

Note 8:  $\Delta T_{HV}$  is a required specification that allows for proper frame decoding and subsequent output initialization (alignment). For interlace formats, the H-V sync timing offset must be within  $\Delta T_{HV}$  for all even fields and be outside  $\Delta T_{HV}$  for odd fields. For progressive formats, the H-V sync timing offset must be within  $\Delta T_{HV}$  for all frames. See sections 4.2 Reference Frame Decoder and 5.2.5 Output Frame Line Offset.

Note 9: t<sub>D\_TOF</sub> is measured from the TOF pulse (leading negative edge) to the 27 MHz SD\_CLK output (positive edge) using 50% levels.

Note 10: For any SD and HD output formats, the TOF pulse can be generated using 27 MHz as the TOF clock by programming TOF\_CLK = 0, SD\_FREQ = 0, and the alternative output counter values shown in Table 1. See section 5.2.2.1 HD Format TOF Generation using a 27 MHz TOF Clock.

Note 11: Output initialization refers to the initial alignment of the output frame clock and TOF signals to the input reference frame. See section 5.3 Programming The Output Initialization Sequence.

Note 12: The SD and HD clock output jitter is based on VCXO clock (pin 29) with 20 ps peak-to-peak using a time interval error (TIE) jitter measurement. The typical TIE peak-to-peak jitter was measured on the LMH1982 evaluation bench board using TDSJIT3 jitter analysis software on a Tektronix DSA70604 oscilloscope and 1 GHz active differential probe.

TDSJIT3 Clock TIE Measurement Setup: 10<sup>-12</sup> bit error rate (BER), >1 Meg samples recorded using multiple acquisitions

Oscilloscope Setup: 20 mV/div vertical scale, 100 us/div horizontal scale, and 25 GS/s sampling rate


Note 13: t<sub>D\_SD</sub> is measured from the VCXO clock input (pin 29) to the SD\_CLK output (pins 23, 24) using positive edges and 50% levels. The measurement is taken at the leading edge of the TOF pulse (Note 10), where the input and output clocks are phase aligned at the start of frame.


Note 14: t<sub>D\_HD</sub> is measured from the VCXO clock input (pin 29) to the HD\_CLK output (pins 19, 20) using positive edges and 50% levels. The measurement is taken at the leading edge of the TOF pulse (Note 10), where the input and output clocks are phase aligned at the start of frame.

Note 15: This parameter is specified for the SD\_CLK output only. This parameter is guaranteed by design for the HD\_CLK output.


### **Typical Performance Characteristics**


Test conditions:  $V_{DD} = 3.3V$ ,  $D_{VDD} = 2.5V$ , Genlock mode, outputs initialized. H sync and V sync signals to REF\_A inputs are from the LMH1981 sync separator, which receives an analog video reference signal from a Tektronix TG700 AVG7/AWVG7 (SD/HD) video signal generator. See **Note** section below for register settings (in decimal):






30052434





SD\_CLK 27 MHz 500 mV/DIV H sync 2.0V/DIV TOF 2.0V/DIV 10.0 ns/DIV



30052430

Note 16: GNLK = 1, REF\_DIV\_SEL = 1, FB\_DIV = 1716, SD\_FREQ = 0, TOF\_CLK = 0, TOF\_PPL = 1716, TOF\_LPFM = 525, REF\_LPFM = 525, TOF\_OFFSET = 262; all other register settings are default

Note 17: GNLK = 1, REF\_DIV\_SEL = 1, FB\_DIV = 1728, SD\_FREQ = 0, TOF\_CLK = 0, TOF\_PPL = 1728, TOF\_LPFM = 625, REF\_LPFM = 625, TOF\_OFFSET = 312; all other register settings are default

Note 18: GNLK = 1, REF\_DIV\_SEL = 1, FB\_DIV = 960, SD\_FREQ = 0, HD\_FREQ = 0, TOF\_CLK = 0, TOF\_PPL = 960, TOF\_LPFM = 1125, REF\_LPFM = 1125, TOF\_OFFSET = 562; all other register settings are default

Note 19: GNLK = 1, REF\_DIV\_SEL = 1, FB\_DIV = 1000, SD\_FREQ = 0, HD\_FREQ = 0, TOF\_CLK = 0, TOF\_PPL = 1000, TOF\_LPFM = 1125, REF\_LPFM = 1125, TOF\_OFFSET = 1124; all other register settings are default

### **Supported Standards and Timing Formats**

Table 1 lists the known supported standard timing formats and includes the relevant parameters that can be used to configure the LMH1982 for the input reference and output timing. For the related programming instructions, see sections 4.0 INPUT REFERENCE and 5.0 OUTPUT CLOCKS AND TOF.

Note 20: For some input reference formats, an alternative set of values for PLL 1 dividers and total lines per frame (REF\_LPFM) is also shown in **brackets** "[]". This alternative set of values may be programmed if a lower PLL 1 phase comparison frequency is desired. The corresponding counter values for REF\_LPFM needs to be programmed for proper reference frame and output timing generation. See section 5.2.3 Reference Frame Timing.

Note 21: For any output HD format, an alternative set of counter values for total clocks per line (TOF\_PPL) and total lines per frame (TOF\_LPFM) is shown in parenthesis "()". This alternative set of values can be programmed to generate any HD format TOF pulse using the 27 MHz SD\_CLK instead of using the native 74.xx or 148.xx MHz HD\_CLK. See section 5.2.2.1 HD Format TOF Generation using a 27 MHz TOF Clock.

**TABLE 1. Input Reference and Output Timing Parameters** 

	INPUT TIMING PARAMETERS (Note 20)			OUTPUT TIMING PARAMETERS (Note 21)			S	
Format	PLL 1 Reference Divider <sup>1</sup>	PLL 1 Feedback Divider	PLL 1 Phase Comparison Frequency (kHz)	Total Lines per Frame Counter	Clock Frequency (MHz)	Total Clocks per Line Counter	Total Lines per Frame Counter	Frame Rate (Hz)
NTSC, 525i	1	1716	15.7343	525	27.0	1716	525	29.97
PAL, 625i	1	1728	15.625	625	27.0	1728	625	25
525p	1 [5]	858 [4290]	31.4685 [6.2937]	525 [105]	27.0	858	525	59.94
625p	1 [5]	864 [4320]	31.25 [6.25]	625 [125]	27.0	864	625	50
720p/60	1 [5]	600 [3000]	45.0 [9.0]	750 [150]	74.25 (27.0)	1650 (600)	750 (750)	60
720p/59.94	5	3003	44.9550	750	74.176 (27.0)	1650 (3003)	750 (150)	59.94
720p/50	1 [5]	720 [3600]	37.5 [7.5]	750 [150]	74.25 (27.0)	1980 (720)	750 (750)	50
720p/30	1 [5]	1200 [6000]	22.5 [4.5]	750 [150]	74.25 (27.0)	3300 (1200)	750 (150)	30
720p/29.97	5	6006	22.4775	750	74.176 (27.0)	3300 (6006)	750 (150)	29.97
720p/25	1 [5]	1440 [7200]	18.75 [3.75]	750 [150]	74.25 (27.0)	3960 (1440)	750 (750)	25
720p/24	1 [5]	1500 [7500]	18.0 [3.6]	750 [150]	74.25 (27.0)	4125 (1500)	750 (750)	24
720p/23.98	2	3003	17.9820	750	74.176 (27.0)	4125 (3003)	750 (375)	23.98
1080p/60	1 [5]	400 [2000]	67.5 [13.5]	1125 [225]	148.5 (27.0)	2200 (400)	1125 (1125)	60
1080p/59.94	5	2002	67.4326	1125	148.35 (27.0)	2200 (2002)	1125 (225)	59.94
1080p/50	1 [5]	480 [2400]	56.25 [11.25]	1125 [225]	148.5 (27.0)	2640 (480)	1125 (1125)	50
1080p/30	1 [5]	800 [4000]	33.75 [6.75]	1125 [225]	74.25 (27.0)	2200 (800)	1125 (1125)	30
1080p/29.97	5	4004	33.7163	1125	74.176 (27)	2200 (4004)	1125 (225)	29.97
1080p/25	1 [5]	960 [4800]	28.125 [5.625]	1125 [225]	74.25 (27.0)	2640 (960)	1125 (1125)	25
1080p/24	1 [5]	1000 [5000]	27.0 [5.4]	1125 [225]	74.25 (27.0)	2750 (1000)	1125 (1125)	24
1080p/23.98	1 [5]	1001 [5005]	26.9730 [5.3946]	1125 [225]	74.176 (27.0)	2750 (1001)	1125 (1125)	23.98

	II	INPUT TIMING PARAMETERS (Note 20)				OUTPUT TIMING PARAMETERS		
		(No	te 20)			(Note	21)	
Format	PLL 1 Reference Divider <sup>1</sup>	PLL 1 Feedback Divider	PLL 1 Phase Comparison Frequency (kHz)	Total Lines per Frame Counter	Clock Frequency (MHz)	Total Clocks per Line Counter	Total Lines per Frame Counter	Frame Rate (Hz)
1080i/60	1 [5]	800 [4000]	33.75 [6.75]	1125 [225]	74.25 (27.0)	2200 (800)	1125 (1125)	30
1080i/59.94	5	4004	33.7163	1125	74.176 (27.0)	2200 (4004)	1125 (225)	29.97
1080i/50	1 [5]	960 [4800]	28.125 [5.625]	1125 [225]	74.25 (27.0)	2640 (960)	1125 (1125)	25
48 kHz AES sample clock	2	1125	24.0	96	27.0	1125	96	250

<sup>1.</sup> The PLL 1 reference divider value is not the same as the programming value for REF\_DIV\_SEL. See *Table 3*.

### **Application Information**

#### 1.0 FUNCTIONAL OVERVIEW

The LMH1982 is an analog phase locked loop (PLL) clock generator that can output simultaneous SD and HD video clocks synchronized or "genlocked" to H sync and V sync input reference timing. The LMH1982 features an output Top of Frame (TOF) pulse generator with programmable timing that can also be synchronized to the reference frame. Two reference ports are provided to allow a secondary input to be selected.

The clock generator uses a two-stage PLL architecture. The first stage is a VCXO-based PLL (PLL 1) that requires an external 27 MHz VCXO and loop filter. In Genlock mode, PLL 1 can phase lock the VCXO clock to the input reference after programming the PLL divider ratio. The use of a VCXO provides a low phase noise clock source even when the LMH1982 is configured with a low loop bandwidth, which is necessary to attenuate input timing jitter for minimum jitter transfer. The combination of the external VCXO, external loop filter, and programmable PLL parameters can provide flexibility for the system designer to optimize the loop bandwidth and loop response for the application.

The second stage consists of three PLLs (PLL 2, 3, 4) with integrated VCOs and loop filters. These PLLs will attempt to continually track the reference VCXO clock phase from PLL 1 regardless of the device mode. The second stage PLLs have pre-configured divider ratios to provide frequency multiplication or translation from the VCXO clock frequency. The

VCO PLLs use a high loop bandwidth to assure PLL stability, so the VCXO must provide a stable low-jitter clock reference to ensure optimal output jitter performance.

Any unused clock output can be put in Hi-Z mode, which can be useful for reducing power dissipation as well as reducing jitter or phase noise on the active clock output.

The TOF pulse can be programmed to indicate the start (top) of frame and even provide format cross-locking. The output format registers should be programmed to specify the output timing (output clocks and TOF pulse), the output timing offset relative to the reference, and the output initialization (alignment) to the reference frame. If unused, the TOF output can also be put in Hi-Z mode.

When a loss of reference occurs during genlock, PLL 1 can default to either Free run or Holdover operation. When free run is selected, the output frequency accuracy will be determined by the external bias on the free run control voltage input pin, VC\_FREERUN. When Holdover is selected, the loop filter can hold the control voltage to maintain short-term output phase accuracy for a brief period in order to allow the application to select the secondary input reference and re-lock the outputs. These options in combination with proper PLL 1 loop response design can provide flexibility to manage output clock behavior during loss and re-acquisition of the reference.

The reference status and PLL lock status flags can provide real-time status indication to the application system. The loss of reference and lock detection thresholds can also be configured.

TABLE 2. LMH1982 PLL and Clock Summary

PLL	Input Reference	Divider Ratio (reduced)	Output Clock Frequency (MHz)	Output Port
PLL 1	H sync	Programmable	27	SD_CLK
PLL 2	VCXO clock	11/4 or 11/2	74.25 or 148.5	HD_CLK
PLL 3	VCXO clock	250/91 or 500/91	74.25/1.001 (74.176) or 148.5/1.001 (148.35)	HD_CLK
PLL 4	VCXO clock	5/2	67.5	SD_CLK

13

#### 2.0 GENERAL PROGRAMMING INFORMATION

For normal operation, the RESET pin must be set high; otherwise, the device cannot be programmed and will not function properly. To reset the control registers to their default values, toggle RESET low for at least 10 µs and then set high.

The LMH1982 can be configured by programming the control registers via the I²C interface. The I²C slave addresses are DCh for write sequences and DDh for read sequences. The I²C\_ENABLE pin must be set low or tied to GND to allow I²C communication; otherwise, the LMH1982 will not acknowledge read/write sequences.

For I<sup>2</sup>C interface control register map and definitions, refer to section 9.0 I<sup>2</sup>C INTERFACE CONTROL REGISTER DEFINITIONS.

#### 2.1 148.35 MHz PLL Initialization Sequence

The following programming sequence is required to initialize PLL 3 and generate a correct 148.35 MHz output once it is selected as the HD\_CLK; otherwise, the clock may have duty cycle errors, frequency errors, and/or high jitter. This PLL initialization sequence must be programmed after switching from another HD clock frequency or Hi-Z mode, as well as after a device reset or power cycle condition. Each programming step below represents a separate write sequence.

- Program HD\_FREQ = 11b and HD\_HIZ = 0 (register 08h) to select 148.35 MHz and enable the HD\_CLK output.
- 2. Program a value of 1 to the following register parameters (a single write sequence is valid for this step):
  - FB\_DIV = 1 (register 04h-05h)
  - TOF\_RST = 1 (register 09h-0Ah)
  - REF\_LPFM = 1 (register 0Fh-10h)
  - EN\_TOF\_RST = 1 (register 0Ah)
- Wait at least 2 cycles of the 27 MHz VCXO clock, then program EN\_TOF\_RST = 0.

After this sequence is completed, the 148.35 MHz clock will operate correctly and normal device configuration can resume. All other output clocks do not require this initialization sequence for proper clock operation.

#### 2.2 Enabling Genlock Mode

Upon device power up or reset, the default mode of operation is Free Run mode. To enable Genlock mode, set GNLK = 1 (register 00h). Refer to section 3.2 Genlock Mode.

#### 2.3 Output Disturbance While Output Alignment Mode Enabled

When the output alignment mode is enabled (EN\_TOF\_RST = 1) for a longer period than is required by the output initialization sequence, the output signals can be abruptly phase-aligned to the reference on every output frame. Continual alignment can cause excessive phase "jumps" or jitter on the output clock edge coinciding with the TOF pulse; this effect is unavoidable and can be caused by slight differences in the internal counter reset timing for the TOF generation and also large input jitter. The characteristic of the output jitter can also vary in severity from process variation, part variation, and the selected clock reference frequency. This output jitter can only be inhibited by setting EN\_TOF\_RST = 0 immediately following the output initialization and before the subsequent output frame.

#### 3.0 MODES OF OPERATION

The mode of operation describes the operation of PLL 1, which can operate in either Free Run mode or Genlock mode depending on the GNLK bit setting. If desired, the  $\overline{\text{GEN-LOCK}}$  input pin can be instead used to control the mode of operation by initially setting I<sup>2</sup>C\_GNLK = 0 (register 00h).

#### 3.1 Free Run Mode

The LMH1982 will enter Free Run mode when GNLK is set to 0. In Free Run mode, the VCXO will be free-running and independent of the input reference, and the output clocks will maintain phase lock to the VCXO clock reference. Therefore, the output clocks will have the same accuracy as the VCXO clock reference.

The LMH1982 provides the designer with the option to define the VCXO's free run control voltage by external biasing of the VC\_FREERUN input (pin 1). The analog bias voltage applied to the VC\_FREERUN input will be connected to the LPF output (pin 31) though an internal switch (non-buffered, low impedance), as shown in the *Functional Block Diagram*. The resultant voltage at the LPF output will drive the control input of the VCXO to set its free run output frequency. Thus, the pull range of the VCXO imparts the same pull range on the free run output clocks.

If VC\_FREERUN is left floating, the VCXO control voltage will be pulled to GND potential as the residual charge stored across the loop filter will discharge through any existing leakage path.

#### 3.2 Genlock Mode

The LMH1982 will enter Genlock mode when GNLK is set to 1. In Genlock mode, PLL 1 can be phase locked to the reference H sync input of the selected port; once the VCXO clock reference is locked and stable, the output clocks and TOF pulse can be aligned and phase locked to the reference. The LMH1982 supports cross-locking, which allows the outputs to be frame-locked to a reference format that is different from the output format.

To genlock the outputs, the following programming sequence is suggested:

- Program the output clock frequency for the desired output format. Refer to section 5.1 Programming The Output Clock Frequencies.
- Program the output TOF timing for the desired output format. Refer to section 5.2 Programming The Output Format Timing. It is required to complete this step for proper output clock initialization (alignment) even if the TOF pulse is not required.
- Program the PLL 1 divider registers for the input reference format. Refer to section 4.1 Programming the PLL 1 Dividers.
- Program GNLK = 1 to enable Genlock mode. See Note below.
- Program the output initialization to the desired reference frame. Refer to section 5.3 Programming The Output Initialization Sequence.

Note: When Genlock mode is enabled, the LMH1982 will attempt to phase lock the PLLs to the input reference regardless of input timing stability. Timing errors or instability on the inputs will cause the PLLs and outputs to also have instability. If output stability is a consideration during periods of input uncertainty, it is suggested to gate off the input signals from the LMH1982 until they are completely stable. Input signal gating can be achieved externally using a discrete or FPGA logic buffer with Hi-Z (tri-state) output and a pull-up or pull-down resistor, depending on the input pulse signal polarity.

#### 3.2.1 Genlock Mode State Diagram

14

Figure 1 shows the Genlock mode state diagram for different input reference and PLL lock conditions. It also includes Free Run and Holdover states for the loss of reference operation, specified by the HOLDOVER bit (register 00h). Each state indicates the NO\_REF and NO\_LOCK status flag output conditions.




FIGURE 1. Genlock Mode State Diagram

#### 3.2.2 Loss of Reference (LOR)

By configuring the HOLDOVER bit, the LMH1982 can default to either Free Run or Holdover operation when a loss of reference (LOR) occurs in Genlock mode.

If HOLDOVER = 0 when a LOR occurs, the LMH1982 will default to Free run operation (section 3.2.2.1 Free Run during LOR) until a reference is reapplied.

If HOLDOVER = 1 when a LOR occurs, the LMH1982 will default to Holdover operation (section 3.2.2.2 Holdover during LOR) until a reference is reapplied.

When the input reference is reapplied, the LMH1982 will immediately attempt to phase lock the output clocks to the reference.

#### 3.2.2.1 Free Run during LOR

Free Run mode (GNLK = 0) differs from Free Run operation due to LOR in Genlock mode (GNLK = 1) in the following way:

- In Free Run mode, the outputs will free run regardless of the presence or loss of reference.
- In Genlock mode, the outputs will free run only during LOR; once a reference is present, free run operation will cease as the PLLs will immediately attempt to phase lock the output clocks to the reference.

#### 3.2.2.2 Holdover during LOR

In Holdover operation, the LPF output is put into high impedance mode, which allows the loop filter to temporarily hold the residual charge stored across it (i.e. the control voltage) immediately after LOR is indicated by the NO REF status flag. Holdover operation can help to temporarily sustain the output clock accuracy upon LOR. The duration that the residual control voltage level can be sustained within a tolerable level depends primarily on the charge leakage on the loop filter. A typical VCXO has an input impedance of several tens of  $k\Omega$ , which will be the dominant leakage path seen by the loop filter. As the leakage current discharges the residual control voltage to GND, the output frequencies of the VCXO and LMH1982 will drift accordingly. If a longer time constant is required, a precision op amp with low input bias current and rail-to-rail input and output (e.g. LMP7701) can be used to buffer the control voltage. The buffer will isolate the relatively low input impedance of the VCXO and reduce the charge leakage on the loop filter during Holdover.

The output frequency accuracy will degrade as the VCXO accuracy drifts with the decaying control voltage. Moreover, because the H\_ERROR setting (register 00h) affects the reference error threshold for LOR indication, a higher setting for H\_ERROR may result in reduced output accuracy upon LOR indication compared to when H\_ERROR = 0. For more information on programming H\_ERROR, see section 6.1.1 Programming the Loss of Reference (LOR) Threshold.




FIGURE 2. Loop Filter with Optional Op Amp to Isolate VCXO's Low Input Impedance

#### **4.0 INPUT REFERENCE**

The LMH1982 features two reference ports (A and B) with H sync and V sync inputs which are used for phase locking the outputs in Genlock mode. The reference port can be selected by programming RSEL (register 00h). If desired, REF\_SEL input can be used instead to select the reference port by initially setting I<sup>2</sup>C\_RSEL = 0 (register 00h).

The reference signals should be 3.3V LVCMOS signals within the input voltage range specified in the Electrical Characteristics table. The H sync and V sync input signals may have analog timing, such as from the LMH1981 multi-format analog video sync separator, or digital timing, such as from an FPGA SDI deserializer.

### 4.1 Programming the PLL 1 Dividers

To genlock the outputs to the reference, it is necessary to phase lock the VCXO clock (PLL 1) to the H sync input signal by programming the PLL dividers. The PLL divider values for each supported input reference format are given in *Table 1*. The divider values can be determined by reducing the following ratio to its lowest integer factors:

 $f_{VCXO}$  /  $f_{HSYNC}$  = Feedback Divider / Reference Divider Where:

f<sub>VCXO</sub> = 27 MHz VCXO frequency

f<sub>HSYNC</sub> = H sync input frequency

Feedback Divider = 1 to 8191 (0 is invalid)

Reference Divider = 1, 2 or 5

Table 3 shows the selection table with compatible PLL 1 reference divider values to program REF\_DIV\_SEL (register 03h). The PLL 1 feedback divider value can be directly programmed to FB\_DIV (register 04h-05h).

**TABLE 3. PLL 1 Reference Divider Selection** 

REF_DIV_SEL Register 03h	Reference Divider
0h	2
1h	1
2h	5

Some supported input formats in *Table 1* have two sets of compatible divider values: reduced dividers and non-reduced dividers. See Examples 2A and 2B below. Because the loop response of PLL 1 is dependent on the feedback divider value, a lower loop bandwidth and phase comparison frequency can be achieved by programming the non-reduced divider set (see *7.0 LOOP RESPONSE*).

#### **Examples:**

1) For 1080i/59.94 input reference, the dividers are:

- Reference divider = 5 (REF DIV SEL = 2h)
- Feedback divider = 4004 (FB\_DIV = FA4h)

2A) For 1080i/50 input reference, the reduced dividers are:

- Reference divider = 1 (REF DIV SEL = 1h)
- Feedback divider = 960 (FB\_DIV = 3C0h)

2B) For 1080i/50 input reference, the non-reduced (alternative) dividers are:

- Reference divider = 5 (REF\_DIV\_SEL = 2h)
- Feedback divider = 4800 (FB\_DIV = 12C0h)

#### 4.2 Reference Frame Decoder

The LMH1982 features an internal frame decoder to determine the reference frame timing from only the H and V sync input timing, which eliminates an extra input pin for an odd/even field timing. The reference frame timing is required to allow for output frame initialization (output TOF and clock alignment) to the reference frame.

To allow for proper frame decoding and subsequent output initialization, the H sync and V sync inputs must comply with the H-V sync timing offset specification,  $\Delta T_{HV}.$  For interlace formats, the H-V sync timing offset must be within  $\Delta T_{HV}$  for even fields and be outside  $\Delta T_{HV}$  for odd fields. Compliance with this specification will ensure the internal frame counters are reset only once per frame. For progressive formats, the H-V timing offset must be within  $\Delta T_{HV}$  for all frames.

Since the LMH1982 was designed for compatibility with the LMH1981 sync separator, its H and V sync pulses will comply with the  $\Delta T_{\text{HV}}$  specification for any input reference format.

For digital timing from an FPGA SDI deserializer, the recovered H and V sync pulses may be co-timed and be within  $\Delta T_{HV}$  for both odd and even fields. This will cause the internal frame counters to reset twice per frame and thus preclude proper frame decoding and output initialization. As a simple work-around, the designer may choose to configure the FPGA to gate the V sync signal, allowing only the even field V pulses and gating off the odd field V pulses.

#### 5.0 OUTPUT CLOCKS AND TOF

The LMH1982 has simultaneous LVDS output SD and HD clocks and an output TOF pulse. For proper output format timing generation and subsequent output initialization, it is highly recommended to follow the programming sequence below:

1. Program the output clock frequencies (section 5.1 Programming The Output Clock Frequencies).

- 2. Program the output format timing (section 5.2.2 Output Frame Timing).
- 3. Program the output initialization sequence (section *5.3 Programming The Output Initialization Sequence*).

#### 5.1 Programming The Output Clock Frequencies

The SD clock frequency can be selected from *Table 4* and programmed to SD\_FREQ (register 08h). PLL 1 and PLL 4 are used to generate the two SD clock rates but only one SD clock can be selected at a time. If the SD\_CLK output is not needed, it can be put in Hi-Z mode by setting SD\_HIZ = 1 (register 08h).

If 27 MHz is selected, the VCXO clock is directly converted from a 3.3V single-ended clock at the VCXO input (pin 29) to an LVDS clock at the SD\_CLK output port (pins 23 and 24). If 67.5 MHz is selected, the VCXO clock is used as an input reference for PLL 4 to generate this SD clock frequency. In some FPGA SD-SDI SerDes applications, the 67.5 MHz frequency may be required as an SD reference clock instead of the standard 27 MHz frequency.

**TABLE 4. SD Clock Frequency Selection** 

SD_CLK (MHz)	SD_FREQ Register 08h	PLL#
27	0	1
67.5	1	4

The HD clock frequency can be selected from *Table 5* and programmed to HD\_FREQ (register 08h). PLL 2 and PLL 3 are used to generate the four different HD clock rates but only one HD clock can be selected at a time. If the HD\_CLK output is not needed, it can be put in Hi-Z mode by setting HD\_HIZ = 1 (register 08h).

Note: If 148.35 MHz is selected, it is required to follow the programming sequence described in section 2.1 148.35 MHz PLL Initialization Sequence.

**TABLE 5. HD Clock Frequency Selection** 

HD_CLK (MHz)	HD_FREQ	PLL#
	Register 08h	
74.25	0h	2
74.25/1.001	1h	3
148.5	2h	2
148.5/1.001	3h	3

#### 5.2 Programming The Output Format Timing

When PLL 1 is stable and locked to the input reference, the output format timing should be specified. The functional block diagram for TOF generation and output initialization is shown in *Figure 3*.

For proper output generation and initialization, the reference format and output format timings must be fully and correctly programmed to the output format registers 09h–12h, which specify the following:

- · Output TOF Clock
- · Output Frame Timing
- Reference Frame Timing
- · Input-Output Frame Rate Ratio
- · Output Frame Line Offset




FIGURE 3. Functional Block Diagram – TOF Generation and Output Initialization Circuitry

#### 5.2.1 Output TOF Clock

The TOF pulse is derived from a counter chain, which receives either output clock (SD\_CLK or HD\_CLK) from a 2:1 MUX block, as shown in *Figure 3*. The TOF clock from the MUX can be selected by programming TOF\_CLK (register 0Ch). To select SD\_CLK as the TOF clock, set TOF\_CLK = 0; otherwise, set TOF\_CLK = 1 to select HD\_CLK. The selected TOF clock frequency is determined by the SD\_FREQ or HD\_FREQ register setting.

The TOF output delay time ( $t_{D\_TOF}$ ) for any output format generated from a TOF clock of 27 MHz is specified in the Electrical Characteristics table. The TOF output delay time for 525i and 1080i/50 generated using 27 MHz and 74.25 MHz, respectively, are shown in the Typical Performance Characteristics section. The TOF pulse width can be determined by:

TOF pulse width =  $(1 / f_{TOF\_CLK}) x TOF\_PPL$ 

#### Where:

f<sub>TOF\_CLK</sub> = Nominal TOF Clock Frequency TOF PPL = Output Format Total Pixels per Line

#### 5.2.2 Output Frame Timing

The TOF pulse is specified by programming TOF\_CLK, TOF\_PPL (register 0Bh-0Ch) and TOF\_LPFM (register 0Dh-0Eh). These registers configure the 2:1 MUX and output pixel and line counters in the TOF Generation blocks shown in *Figure 3*. The output frame or TOF pulse rate is determined by:

TOF rate =  $f_{TOF\_CLK} / (TOF\_PPL x TOF\_LPFM)$ 

#### Where:

f<sub>TOF\_CLK</sub> = Nominal TOF Clock Frequency TOF\_PPL = Output Format Total Pixels per Line TOF\_LPFM = Output Format Total Lines per Frame

#### Example:

If the output format is 625i, then:

TOF rate =  $27 \text{ MHz} / (1728 \times 625) = 25 \text{ Hz}$ Where:

f 07 l

 $f_{TOF\_CLK} = 27 \text{ MHz (SD\_FREQ} = 0)$   $TOF\_PPL = 1728$  $TOF\_LPFM = 625$ 

### 5.2.2.1 HD Format TOF Generation using a 27 MHz TOF

Any HD format TOF pulse can be generated using either: Option 1) its native HD clock frequency, or Option 2) the 27 MHz SD clock frequency.

Using Option 1 for HD output formats can result in TOF output delay being offset by more than one TOF clock period, even after output initialization. This is because the very short period of the HD native clock yields little timing margin for the reset signals to propagate through the internal logic in *Figure 3*. For example, using a TOF clock of 148.5 MHz gives less than 6.7 ns (< 1 clock cycle) for all the logic to completely synchronize and guarantee proper output initialization.

To ensure proper output initialization, Option 2 is recommended for HD output formats, especially 1080p at 50, 59.94, and 60 Hz. This is because the longer period of the 27 MHz clock provides ample timing margin for the internal logic to reset. The output parameters for programming the HD output formats using the 27 MHz clock are shown in *Table 1*.

To illustrate both TOF clock options, an example is given below for 1080p/59.94, which has a native pixel clock frequency of 148.5/1.001 MHz and frame rate of 60/1.001 Hz:

Option 1) 1080p/59.94 TOF generation using 148.35 MHz

TOF rate =  $148.5/1.001 \text{ MHz} / (2200 \times 1125) = 60/1.001 \text{ Hz}$ Where:

$$\begin{split} &f_{TOF\_CLK} = 148.35 \text{ MHz (TOF\_CLK} = 1, \text{ HD\_FREQ} = 3\text{h)} \\ &TOF\_PPL = 2200 \\ &TOF\_LPFM = 1125 \end{split}$$

Option 2) 1080p/59.94 TOF generation using 27 MHz

TOF rate = 27 MHz / 2002 x 225) = 60/1.001 Hz Where:

f<sub>TOF\_CLK</sub> = 27 MHz (TOF\_CLK = 0, SD\_FREQ = 0) TOF\_PPL = 2002 TOF\_LPFM = 225

As an example, *Figure 4* shows a timing illustration for 1080p/59 TOF and clock outputs for Option 2. Once the outputs are initialized, the SD clock and TOF pulse will have a fixed delay, and the SD clock and HD clock will have a fixed timing offset relative to each other. Therefore, the timing offset between the TOF pulse and HD clock, or t<sub>TOF-HD</sub>, will also be fixed and can be determined by:

 $t_{TOF-HD} = t_{D\_TOF} + t_{D\_SD} - t_{D\_HD}$ Where:

 $t_{D\ TOF}$  = TOF Output Delay Time referenced to SD\_CLK

 $t_{D\_SD} = SD\_CLK$  Output Delay Time

 $t_{D\ HD}$  = HD\_CLK Output Delay Time




FIGURE 4. Timing Illustration Showing 1080p/59.94 TOF and CLK Output Delays Using Option 2

#### 5.2.3 Reference Frame Timing

The reference format frame timing is generated internally and used for resetting the internal counters for output initialization. The reference frame rate should be specified by programming the reference format total lines per frame to REF\_LPFM (register 0Fh-10h) as well as the PLL 1 dividers. See *Table 1* for programming the parameter values according to each reference format. The reference frame rate is determined by:

REF rate = (f<sub>VCXO</sub> x R\_DIV) / (FB\_DIV x REF\_LPFM) Where:

f<sub>VCXO</sub> = 27 MHz Nominal VCXO Clock Frequency R\_DIV = Reference Divider (not REF\_DIV\_SEL) FB DIV = Feedback Divider REF\_LPFM = Reference Format Total Lines per Frame

#### 5.2.4 Input-Output Frame Rate Ratio

The input-output frame rate ratio is also used for resetting the internal counters for output initialization. The ratio is the Input Frame Rate / Output Frame Rate, in which the numerator and denominator values are reduced to lowest integer factors. The numerator value of this reduced ratio should be programmed to TOF\_RST (register 09h-0Ah), and the denominator value is discarded.

#### Example:

If the input reference is 525i with a frame rate of 30/1.001 Hz and the output format is 625i with a frame rate of 25 Hz, then:

Frame rate ratio = (30/1.001) / 25 = 1200 / 1001

Therefore, the numerator, 1200, should be programmed to TOF\_RST.

#### 5.2.5 Output Frame Line Offset

The output clock and TOF pulse can be aligned to any line of the reference frame by programming TOF\_OFFSET (register 11h-12h) and subsequently programming the output initialization sequence. The line offset value should be directly programmed to TOF\_OFFSET to delay or advance the outputs' alignment relative to the decoded reference frame timing (see section 4.2 Reference Frame Decoder).

The TOF\_OFFSET value must be greater than zero but less than or equal to the programmed value for REF\_LPFM (i.e. 0 < TOF\_OFFSET ≤ REF\_LPFM). If no line offset is required, then program TOF\_OFFSET equal to REF\_LPFM instead of zero (invalid value).

#### Example:

If an input reference with PAL timing comes from the LMH1981, the H and V pulses will be aligned to within  $\Delta T_{HV}$  which occurs on line 313 of the reference. In this case, TOF\_OFFSET can be set to 312d (138h) so the output frame will align to Line 1 of the PAL reference (start of frame) after the outputs are initialized. This example is illustrated in Figure




FIGURE 5. PAL Reference and Output TOF Pulse (TOF\_OFFSET = 312)

Note: If the alternative set of divider and REF\_LPFM values are programmed per (Note 20) for a lower PLL 1 phase comparison frequency, then the output frame cannot be offset to any horizontal line of the reference. Instead, the output frame can only be aligned to the reference in 5 lines steps per 1 step of the TOF\_OFFSET value, up to a maximum of reference's total lines per frame divided by 5 (i.e. REF\_LPFM). This is because the phase comparison frequency

(H\_FB signal in *Figure 3*) will be lower than the H sync input frequency by 5x due to the use of the alternative divider values.

#### 5.3 Programming The Output Initialization Sequence

Before programming the output initialization (alignment) sequence, the following prerequisites must be met:

- 1. PLL 1 must be stable and locked to the input reference.
- The desired output clock and TOF pulse timing must be fully specified to the output format registers.

To ensure that the output clock and TOF pulse are properly aligned and subsequently phase locked to the reference frame, the output initialization sequence should be programmed accordingly.

During the output frame immediately prior to the frame the initialization is to occur:

- Set EN\_TOF\_RST = 1(register 0Ah) to enable output alignment mode.
- Toggle TOF\_INIT (register 0Ah) from 0 to 1 to reset the internal counters. On the next frame, the output clock and TOF pulse will be initialized (aligned) to the reference frame with line offset programmed to TOF\_OFFSET.
- 3. Immediately after the initialization and before the next output frame occurs, clear EN\_TOF\_RST and TOF\_INIT to 0. Otherwise, the output clock will be continually aligned on every output frame while EN\_TOF\_RST = 1. Continual alignment which may cause excessive jitter on the output clock (from PLL 2, 3, or 4) due to slight differences in the delay paths of the internal logic. This occurrence of excessive clock jitter can be avoided by disabling output alignment mode (EN\_TOF\_RST = 0) immediately after the initialization sequence.

#### 5.3.1 TOF Output Delay Considerations

Due to the following conditions, the TOF pulse may be delayed or offset by more than one TOF clock period ( $t_{D\_TOF} > 1$  pixel) even after output initialization:

- The delay paths of the internal logic used to generate and align the TOF pulse is greater than one period of the TOF clock. This can occur for HD format TOF pulses generated using the 148 MHz native pixel clock. For HD format TOF generation, it is recommended to use the 27 MHz SD clock as the TOF clock instead of the native HD pixel clock as shown in section 5.2.2 Output Frame Timing.
- The H sync and/or V sync input pulses have excessive jitter equal to or larger than half of a pixel period of the selected output clock. Input sync jitter less than 3 ns peak-to-peak is recommended.
- PLL 1 is not completely phase locked or stable when the output initialization is performed. The VCXO clock phase error with respect to the H sync input should less than one period of the selected TOF clock.

#### 5.3.2 Output Clock Initialization without TOF

For applications that do not require the TOF pulse, it is still necessary to program all output format registers prior to the output initialization sequence. This is because the output initialization circuitry relies on the full and correct specification of the output format. If the TOF output is not needed, it can be put in Hi-Z mode by setting TOF\_HIZ = 1 (register 08h).

#### 5.4 Output Behavior Upon Loss Of Reference

After loss of reference (LOR), the LMH1982 will maintain the TOF pulse without the input reference according to the terminal counts of the reference clock; however, output frequen-

cy accuracy will be determined by the VCXO, which may be in Free Run or Holdover operation.

To disable output alignment to an arbitrary reference frame when the reference is reapplied, set EN\_TOF\_RST = 0 before the reference returns. After PLL 1 has re-locked to the reference, the outputs can be initialized to the desired reference frame.

#### 6.0 REFERENCE AND PLL LOCK STATUS

The LMH1982 features a reference detector and PLL lock detector that can be used to indicate genlock status of the input reference and device PLLs. Genlock status can be sampled via the NO\_REF and NO\_LOCK status flag output pins and the REF\_VALID, SD\_LOCK, and HD\_LOCK status bits (register 01h). Both the reference and PLL lock detectors may be programmed for their respective detection thresholds according to the needs of the application system. See *Table 7* for a summary of the genlock status bits and status outputs for different conditions.

The NO\_REF and NO\_LOCK outputs are derived from the genlock status bits and given by the following two logic equations:

NO\_REF = REF\_VALID

NO\_LOCK = (REF\_VALID) (SD\_LOCK) (HD\_LOCK)

#### **6.1 Reference Detection**

In Genlock mode, a valid reference will be indicated by NO\_REF = 0 when all the criteria below are met. Otherwise, a loss of reference (LOR) will be indicated by NO\_REF = 1.

- An H sync signal is applied to the input reference and conforms to one of the standard formats in *Table 1*. A V sync signal is not used in reference detection.
- The PLL divide registers are programmed according to the input reference format.
- The control voltage of the VCXO is not within about 500 mV of the GND or V<sub>DD</sub> supplies.

#### 6.1.1 Programming the Loss of Reference (LOR) Threshold

The reference detector's error threshold can be programmed to H\_ERROR (register 00h), which determines the maximum number of missing H sync pulses before indicating an LOR. The LOR threshold will be the H\_ERROR value multiplied by the PLL 1 reference divider value, as shown in *Table 6*.

**TABLE 6. LOR Threshold Selection** 

REF_DIV_SEL Register 03h	Reference Divider	LOR Threshold		
0h	2	2 x H_ERROR		
1h	1	1 x H_ERROR		
2h	5	5 x H_ERROR		

If  $H\_ERROR = 0$ , then the device will react after the first missing pulse. When the LOR threshold is exceeded, the NO\_REF

output will indicate LOR, and the device will default to either Free Run or Holdover operation for as long as the reference is lost. As the LOR threshold value is increased, the accuracy for counting the actual number of missing H pulses may diminish due to frequency drifting by PLL 1.

Note: If the input reference is missing H pulses periodically, e.g. every vertical interval period, the PLL may not indicate a valid reference nor achieve lock regardless of the H\_ERROR value programmed. This is because periodically missing pulses will translate to a lower average frequency than expected. When the average input frequency falls outside of the absolute pull range (APR) of the VCXO, the PLL will not be able to frequency lock to the input reference.

#### 6.2 PLL Lock Detection

In Genlock mode, PLL lock will be indicated by NO\_LOCK = 0 when all the criteria below are met. Otherwise, a loss of lock will be indicated by NO\_LOCK = 1.

- A valid reference is indicated (REF\_VALID = 1).
- PLL 1 or PLL 4 is phase locked to the input reference (SD\_LOCK = 1).
- PLL 2 or PLL 3 is phase locked to the VCXO clock reference (HD\_LOCK = 1).

PLLs 2, 3, and 4 have high loop bandwidths, which allow them to achieve lock quickly and concurrently while PLL 1 achieves lock. Because PLL 1 has a much lower loop bandwidth, it will dictate the overall lock indication time.

#### 6.2.1 Programming the PLL Lock Threshold

PLL 1's lock detector threshold can be programmed to LOCK\_CTRL (register 01h), which determines the maximum phase error between PLL 1's phase detector (PD) inputs before indicating an unlock or lock condition. The PD inputs are the reference signal (H sync input / reference divider) and the feedback signal (VCXO clock / feedback divider).

The lock detector will indicate loss of lock when the phase error between the PD inputs is greater than the lock threshold for three consecutive phase comparison periods. Conversely, it will indicate valid lock when the phase error is less than the lock threshold for three consecutive phase comparison periods.

A larger value for LOCK\_CTRL will yield shorter lock indication time (although not actual lock time) at the expense of higher output phase error when lock is initially indicated, whereas a smaller value will yield the opposite effect.

#### 6.2.2 PLL Lock Status Instability

It is possible for excessive jitter on the H input to indicate lock instability through the NO\_LOCK output, even if the VCXO and output clocks are properly phase locked and no system-level errors are occurring (e.g. bit errors). To reduce the probability of false loss of lock indication or lock status instability, LOCK\_CTRL can be increased to improve the lock detector's ability to tolerate a larger amount of input phase jitter or phase error. This can help to ensure the NO\_LOCK output and SD\_LOCK bit are stable when the reference signal has large input jitter.

TABLE 7. Summary of Genlock Status Bits and Flag Outputs

	Mode Control Bits Register 00h		Status Flag Outputs		Status Bits Register 01h		
Conditions	GNLK	HOLD- OVER	NO_REF <sup>1</sup> (pin 16)	NO_LOCK <sup>2</sup> (pin 17)	HD_LOCK bit 2	SD_LOCK bit 1	REF_VALID bit 0
Genlock mode, Reference valid, PLLs locking	1	Х	0	1	0	0	1
Genlock mode, Reference valid, PLLs locked	1	Х	0	0	1	1	1
Genlock mode, Reference lost, Free Run operation	1	0	1	1	1	0	0
Genlock mode, Reference lost, Holdover operation	1	1	1	1	1	0	0

Status flag output logic equations:

1. NO\_REF = REF\_VALID

2. NO LOCK = (REF VALID) (SD LOCK) (HD LOCK)

#### 7.0 LOOP RESPONSE

The overall loop response of the LMH1982 is determined by the design of the VCXO PLL (PLL 1). Because the integrated VCO PLLs use the VCXO clock as the input reference to phase lock the output clocks, the ability of PLL 1 to attenuate the input iitter is critical to output iitter performance, especially low-frequency jitter that occurs at the video line and field rates. The loop response of the LMH1982 can be characterized by PLL 1's loop bandwidth and damping factor.

The loop response is primarily determined by the loop filter components and the loop gain. A passive second-order loop filter consisting of R<sub>S</sub>, C<sub>S</sub>, and C<sub>P</sub> components can provide sufficient input jitter attenuation for most applications, although a higher order passive filter or active filter may also be used. The loop gain is a function of the VCXO gain and programmable PLL parameters.

A lower loop bandwidth will provide higher input jitter attenuation (reduced jitter transfer) for improved output jitter performance; however, increased lock time (or settling time) and larger external component values are a couple trade-offs to a lower loop bandwidth.

#### 7.1 Loop Response Design Equations

The following equations can be used to design the loop response of PLL 1.

The -3 dB loop bandwidth, BW, can be approximated by:

$$BW = I_{CP1} * R_S * K_{VCO} / FB_DIV$$

Where:

Nominal VCXO PLL charge pump current (in  $I_{CP1} =$ 

> programmed by setting ICP1 (register 13h). For example:

 $I_{CP1} = 250 \mu A$ : ICP1 = 08h (default value)

 $I_{CP1} = 0 \mu A: ICP1 = 00h (min)$ 

 $I_{CP1} = 62.5 \mu A$ ; ICP1 = 02h (practical min)

 $I_{CP1} = 968.75 \,\mu\text{A}; \, ICP1 = 1Fh \,(max)$ 

 $I_{CP1}$  step size = 31.25  $\mu$ A

Nominal value of series resistor (in ohms)  $R_S =$ 

Nominal 27 MHz VCXO gain (in Hz/V)  $K_{VCO} =$ 

K<sub>VCO</sub> = Pull\_range \* 27 MHz/Vin\_range

For the recommended VCXO (Mftr: CTS, P/N: 357LB3C027M0000):  $K_{VCO} = 100 \text{ ppm} * 27 \text{ MHz/}$ (3.0V-0.3V) = 1000 Hz/V

FB\_DIV = Feedback Divider value

For example:

FB DIV =1716 for NTSC timing

Note that this BW approximation does not take into account the effects of the damping factor or the second pole introduced by Cp.

At frequencies far above the -3 dB loop bandwidth, the closed-loop frequency response of PLL 1 will roll off at about -40 dB/decade, which is useful attenuating input litter at frequencies above the loop bandwidth. Near the -3 dB corner frequency, the roll-off characteristic will depend on other factors, such as damping factor and filter order.

To prevent output litter due to the modulation of the VCXO by the PLL's phase comparison frequency:

 $BW \le (27 \text{ MHz} / \text{FB}_DIV) / 20$ 

PLL 1's damping factor, DF, can be approximated by:

$$DF = (R_S / 2) * sqrt (I_{CP1} * C_S * K_{VCO} / FB_DIV)$$

Where:

C<sub>S</sub> = Nominal value of the series capacitor (in farads)

A typical design target for DF is between 0.707 to 1, which can often yield a good trade-off between reference spur attenuation and lock time. DF is related to the phase margin, which is a measure of the PLL stability.

A secondary parallel capacitor, C<sub>p</sub>, is needed to filter the reference spurs introduced by the PLL which may modulate the VCXO input voltage and also cause output jitter. The following relationship should be used to determine Cp:

$$C_{p} = C_{s} / 20$$

The PLL loop gain, K, can be calculated as:

$$K = I_{CP1} * K_{VCO} / FB_DIV$$

Therefore, the BW and DF can be expressed in terms of K:

$$BW = R_s * K$$

$$DF = (R_S/2) * sqrt (C_S * K)$$

#### 7.1.1 Loop Response Optimization Tips

The need to support various input reference formats will usually require a diverse range of PLL divider values, which can each yield a different loop response assuming all other PLL parameters are kept the same. Typically, it is desired to design and optimize the loop response across all supported input formats without modification to the loop filter circuit. This requires that the loop gain, K, be kept constant across all supported divider values because K affects both BW and DF equations. To keep a narrow range for K, the ratio (I $_{\rm CP1}$ / feedback divider) should be kept relatively constant. This can be achieved by programming ICP1, so that I $_{\rm CP1}$  is scaled with FB\_DIV for each supported input format.

It is suggested to start designing the loop filter component values from the BW and DF equations with initial assumptions of FB\_DIV = 1716 (NTSC) and  $I_{CP1}$  = 250  $\mu A$  (default setting). Once reasonable component values are achieved under these initial assumptions, it is necessary to check that K can be maintained over the expected range of FB\_DIV by adjusting  $I_{CP1}$ . The usable current range of  $I_{CP1}$  is limited to a practical minimum of 94  $\mu A$  (ICP1 = 3d) to a maximum of 969  $\mu A$  (ICP1 = 31d), which should provide adequate range to maintain a narrow range for K assuming the suggested initial values for FB\_DIV and  $I_{CP1}$  were followed. If a narrow range for K cannot be maintained within the usable range of  $I_{CP1}$ , then the loop filter design may need to be modified. Some trial-and-error and iterative calculations may be necessary to find an optimal loop filter.

In some loop filter designs, the calculated  $I_{CP1}$  current that is required for a target K value may be near or below the practical minimum of the  $I_{CP1}$  current range. In this scenario, it may also be possible to leverage the programmable reference and feedback dividers by scaling up the values in proportion (i.e. same reduced divider ratio). This would allow  $I_{CP1}$  to be scaled up by the same proportion to be within the usable  $I_{CP1}$  current range and maintain the same K value, since  $I_{CP1}$  and FB\_DIV would be scaled by the same factor. For example, by scaling the divider values by a factor of 5x,  $I_{CP1}$  can also be scaled up by 5x such that its within the usable current range. This technique of scaling FB\_DIV and  $I_{CP1}$  assumes that the input format has an alternative set of compatible divider values as shown in *Table 1*.

#### 7.2 Lock Time Considerations

The LMH1982 lock time or settling time is determined by the loop response of PLL 1, which has a much lower loop bandwidth compared to the integrated PLLs used to derive the other output clock frequencies. Generally, the lock time is inversely proportional to the loop bandwidth; however, if the

loop response is not designed or programmed for sufficient PLL stability, the lock time may not be predicted from the loop bandwidth alone. Therefore, any parameter that affects the loop response can also affect the overall lock time.

One way to reduce lock time is to widen the loop bandwidth by programming a larger or maximum value for  $I_{CP1}$  while PLL 1 is locking; after PLL 1 is locked,  $I_{CP1}$  can be reduced to provide a narrower loop bandwidth while maintaining a reasonable damping factor.

#### 7.3 VCXO Considerations

The recommended VCXO manufacturer part number is CTS 357LB3C027M0000, which has an absolute pull range (APR) of  $\pm 50$  ppm and operating temperature range of  $-20^{\circ}$ C to  $+70^{\circ}$ C. A VCXO with a tighter APR can provide better output frequency accuracy in Free Run operation; however, the APR must be wider than the worst-case input frequency error in order to achieve phase lock.

#### 7.4 Free Run Output Jitter

The input voltage to VC\_FREERUN (pin 1) should have sufficient filtering to minimize noise over the frequency bands of interest (i.e. SMPTE SDI jitter frequency bands) which can cause VCXO input voltage modulation and thus free run output clock jitter.

#### 8.0 I2C INTERFACE PROTOCOL

The protocol of the I<sup>2</sup>C interface begins with the start pulse followed by a byte comprised of a seven-bit slave device address and a read/write bit as the LSB. Therefore, the address of the LMH1982 for write sequences is DCh (1101 1100) and the address for read sequences is DDh (1101 1101). *Figure 6, Figure 7*, and *Figure 8* show a write and read sequence across the I<sup>2</sup>C interface.

#### 8.1 Write Sequence

The write sequence begins with a start condition, which consists of the master pulling SDA low while SCL is held high. The slave device address is sent next. The address byte is made up of an address of seven bits (7:1) and the read/write bit (0). Bit 0 is low to indicate a write operation. Each byte that is sent is followed by an acknowledge (ACK) bit. When SCL is high the master will release the SDA line. The slave must pull SDA low to acknowledge. The address of the register to be written to is sent next. Following the register address and the ACK bit, the data byte for the register is sent. When more than one data byte is sent, it is automatically incremented into the next address location. See *Figure 6*. Note that each data byte is followed by an ACK bit.




FIGURE 6. LMH1982 Write Sequence

#### 8.2 Read Sequence

Read sequences are comprised of two  $\rm I_2C$  transfers. The first is the address access transfer, which consists of a write sequence that transfers only the address to be accessed. The

second is the data read transfer, which starts at the address accessed in the first transfer and increments to the next address per data byte read until a stop condition is encountered.

The address access transfer shown in *Figure 7* consists of a start pulse, the slave device address including the read/write bit (a zero, indicating a write), then its ACK bit. The next byte is the address to be accessed, followed by the ACK bit and the stop bit to indicate the end of the address access transfer. The subsequent read data transfer shown in *Figure 8* consists

of a start pulse, the slave device address including the read/

write bit (a one, indicating a read) and the ACK bit. The next byte is the data read from the initial access address. Subsequent read data bytes will correspond to the next increment address locations. Each data byte is separated from the other data bytes by an ACK bit.




FIGURE 7. LMH1982 Read Sequence - Address Access Transfer




FIGURE 8. LMH1982 Read Sequence - Data Read Transfer

8.3 I2C Enable Control Pin

When the active low input  $\overline{^{12}C}$ \_ENABLE = 0, the LMH1982 will enable I<sup>2</sup>C communication via its fixed slave address; otherwise, the LMH1982 will not respond. For applications with multiple LMH1982 devices on the same I<sup>2</sup>C bus, the I<sup>2</sup>C

enable function can be useful for writing data to a specific device(s) and for reading data from an individual device to prevent bus contention. For single chip applications, the IZC\_ENABLE input can be tied to GND to keep the I<sup>2</sup>C interface enabled.

### 9.0 I<sup>2</sup>C INTERFACE CONTROL REGISTER DEFINITIONS

## **TABLE 8. I<sup>2</sup>C Interface Control Register Map**

Register Address	Default Data	D7	D6	D5	D4	D3	D2	D1	D0
00h	A3h	GNLK_I <sup>2</sup> C	GNLK	RSEL_I <sup>2</sup> C	RSEL	HOLD- OVER	H_ERROR [2:0]		
01h	86h		L	OCK_CTRL	TRL [7:3] HD_LOCK SD_LOCK REF_VAL			REF_VALID	
02h	00h	RSV	RSV	PIN6_ OVRD	REF_27	POL_HA	POL_VA	POL_HB	POL_VB
03h	01h	RSV	RSV	RSV	RSV	RSV	RSV	REF_DIV	_SEL [1:0]
04h	B4h		FB_DIV [7:0]						
05h	06h	0	0	0	FB_DIV [12:8]				
06h	00h	RSV	RSV	RSV	RSV ICP4 [3:0]				
07h	00h	RSV	RSV	RSV	RSV	RSV	RSV	RSV	RSV
08h	04h	RSV	RSV	TOF_HIZ	HD_HIZ HD_FREQ [3:2] SD_HIZ SD_FREQ			SD_FREQ	
09h	01h		TOF_RST [7:0]						
0Ah	00h	EN_TOF_ RST	POL_TOF	TOF_INIT	TOF_RST [12:8]				
0Bh	B4h	TOF_PPL [7:0]							
0Ch	06h	0	0	TOF_CLK	TOF_PPL [12:8]				
0Dh	0Dh	TOF_LPFM [7-0]							
0Eh	02h	0	0	0	0 TOF_LPFM [11:8]				
0Fh	0Dh	REF_LPFM [7-0]							
10h	02h	0	0	0	0 REF_LPFM [11:8]				
11h	00h	TOF_OFFSET [7-0]							
12h	00h	0	0	0	0 TOF_OFFSET [11:8]				
13h	88h	RSV	RSV	RSV	ICP1 [4:0]				
14h	88h	ICP2 [7:4] ICP3 [3:0]							

When writing to registers containing reserved bits (RSV), make sure the RSV bits are programmed with their original default data shown in column 2 of *Table 8*; otherwise, improper device operation may result.

### 9.1 Genlock And Input Reference Control Registers

#### Register 00h

#### Bits 2-0: H Input Error Max Count (H\_ERROR)

The H\_ERROR bits control the reference detector's error threshold, which determines the maximum number of missing H sync pulses before indicating a LOR. See section 6.1.1 Programming the Loss of Reference (LOR) Threshold.

#### Bit 3: Holdover on Loss of Reference (HOLDOVER)

The HOLDOVER bit controls the operating mode when a loss of reference occurs. See section 3.2.2 Loss of Reference (LOR).

#### Bit 4: Reference Select (RSEL)

The RSEL bit selects either REF\_A or REF\_B inputs as the reference to genlock the outputs when  $I^2C$  RSEL = 1.

RSEL = 0: Select REF\_A inputs.

RSEL = 1: Select REF\_B inputs.

If PIN6\_OVRD = 1 (register 02h), then reference selection must be controlled by programming RSEL, regardless of I²C\_RSEL. When PIN6\_OVRD = 0 and I²C\_RSEL = 0, then reference selection is controlled using the REF\_SEL input pin and the RSEL bit is ignored.

#### Bit 5: Reference Select Control via I<sup>2</sup>C (I<sup>2</sup>C\_RSEL)

By programming I<sup>2</sup>C\_RSEL, reference selection can be controlled either via I<sup>2</sup>C or the REF\_SEL input pin.

I<sub>2</sub>C\_RSEL = 1: Control reference selection by programming RSFI

I<sup>2</sup>C\_RSEL = 0: Control reference selection via the REF SEL input pin.

Note: If PIN6\_OVRD = 1, then reference selection must be controlled by programming RSEL regardless of I<sup>2</sup>C\_RSEL.

#### Bit 6: Mode Select (GNLK)

The GNLK bit selects the operating mode when I<sup>2</sup>C\_GNLK = 1. See section *3.0 MODES OF OPERATION*.

GNLK = 0: Selects Free Run mode.

GNLK = 1: Selects Genlock mode.

If  $I^2C\_GNLK = 0$ , then the operating mode will be controlled using the  $\overline{GENLOCK}$  input pin and the GNLK bit will be ignored.

#### Bit 7: Mode Select via I2C (I2C GNLK)

By programming I<sup>2</sup>C\_GNLK, mode selection can be controlled either via I<sup>2</sup>C or the GENLOCK input pin.

I<sup>2</sup>C\_GNLK = 1: Control mode selection by programming GNLK.

 $I^2C\_GNLK = 0$ : Control mode selection via the  $\overline{GENLOCK}$  input pin.

# 9.2 Genlock Status And Lock Control Register Register 01h

#### Bit 0: Reference Status (REF\_VALID)

REF\_VALID is a read-only bit and indicates the presence or loss of reference on the selected reference port in Genlock mode. The NO\_REF output flag is an inverted copy of REF\_VALID. See section 6.1 Reference Detection.

REF\_VALID = 0: Indicates loss of reference (LOR).

REF\_VALID = 1: Indicates valid reference.

In Free Run mode, REF\_VALID will be set to 0 to indicate the absence of any input pulses at the selected HREF port.

#### Bit 1: SD Clock PLL Lock Status (SD\_LOCK)

SD\_LOCK is a read-only bit and indicates PLL lock status of the selected SD clock. See section 6.2 PLL Lock Detection.

SD LOCK = 0: Indicates loss of lock.

SD LOCK = 1: Indicates valid lock.

#### Bit 2: HD Clock PLL Lock Status (HD\_LOCK)

HD\_LOCK is a read-only bit and indicates PLL lock status of the selected HD clock. See section *6.2 PLL Lock Detection*.

HD LOCK = 0: Indicates loss of lock.

HD LOCK = 1: Indicates valid lock.

#### Bits 7-3: Lock Control (LOCK CTRL)

LOCK\_CTRL controls the phase error threshold of PLL 1's lock detector. A larger value for LOCK\_CTRL will yield shorter lock indication time (although not actual lock time) at the expense of higher output phase error when lock is initially indicated, whereas a smaller value will yield the opposite effect. See section 6.2.1 Programming the PLL Lock Threshold.

#### 9.3 Input Control Register

#### Register 02h

#### Bit 0: VREF\_B Input Signal Polarity (POL\_VB)

This bit should be programmed to match the input signal polarity at the VREF B input pin.

POL\_VB = 0: Negative polarity or active low signal.

POL\_VB = 1: Positive polarity or active high signal.

#### Bit 1: HREF\_B Input Signal Polarity (POL\_HB)

This bit should be programmed to match the input signal polarity at the HREF\_B input pin. The positive edge of the output clock will be phase locked to the active edge of the H sync input signal.

POL\_HB = 0: Negative polarity or active low signal.

POL HB = 1: Positive polarity or active high signal.

#### Bit 2: VREF\_A Input Signal Polarity (POL\_VA)

This bit should be programmed to match the input signal polarity at the VREF\_A input pin.

POL\_VA = 0: Negative polarity or active low signal.

POL\_VA = 1: Positive polarity or active high signal.

#### Bit 3: HREF\_A Input Signal Polarity (POL\_HA)

This bit should be programmed to match with the input signal polarity at HREF\_A input pin. The positive edge of the output clock will be phase locked to the active edge of the H sync input signal.

POL\_HA = 0: Negative polarity or active low signal.

POL\_HA = 1: Positive polarity or active high signal.

#### Bit 4: 27 MHz Reference Control (27M\_REF)

Instead of an H sync signal, a 27 MHz clock signal can be applied to the selected HREF input to phase lock the output clocks. If a 27 MHz clock is used as a reference, then a value of 1 should be programmed to 27M\_REF, REF\_DIV\_SEL, and FB\_DIV.

27M\_REF = 0: H sync input signal.

 $27M\_REF = 1$ : 27 MHz clock input signal. Also, set  $REF\_DIV\_SEL = 1$  and  $FB\_DIV = 1$ 

Note: Because the loop gain, K, for 27 MHz clock input is much larger than for an H sync input (due to the large difference in FB\_DIV), the loop

filter design will be necessarily different between the 27 MHz input and H sync inputs. Alternatively, it's possible to use an external counter circuit to divide the 27 MHz clock to a lower frequency (e.g. like H sync) input, so only one loop filter design could support both types of inputs.

#### Bit 5: Pin 6 Override (PIN6\_OVRD)

The PIN6\_OVRD bit can be programmed to override the default reference selection capability on pin 6 and instead use pin 6 as an logic pulse input to initialize or reset the internal counters for output initialization.

PIN6\_OVRD = 0: Allows a logic level input to be applied to pin 6 for reference selection if RSEL\_I<sup>2</sup>C = 0 (register 00h). If RSEL\_I<sup>2</sup>C = 1, then pin 6 is ignored and reference selection is controlled via I<sup>2</sup>C; additionally, outputs must be initialized via I<sup>2</sup>C by programming TOF\_INIT and EN\_TOF\_RST (register 0Ah).

PIN6\_OVRD = 1: Allows an TOF Init pulse to be applied to pin 6 for output initialization if EN\_TOF\_RST = 1. If EN\_TOF\_RST = 0, then any TOF Init pulse received at pin 6 will be ignored. Additionally, reference selection must be controlled via I<sup>2</sup>C, regardless of I<sup>2</sup>C RSEL.

#### Bits 7-6: Reserved (RSV)

These RSV bits are reserved. When writing to this register, only write the default data to the RSV bits as specified in *Table* 8

#### 9.4 PLL 1 Divider Register

#### Register 03h

#### Bits 1-0: Reference Divider Selection (REF\_DIV\_SEL)

REF\_DIV\_SEL selects the reference divider value according to the selection table in *Table 2*. See section *4.1 Programming the PLL 1 Dividers*.

The reference divider value is the denominator of PLL 1's divider ratio:

Feedback divider value / Reference divider value = 27 MHz / Hsync input frequency

The numerator and denominator values of the divider ratio should be reduced to their lowest factors to be compatible with the range of divider values offered by REF\_DIV\_SEL and FB\_DIV. These registers must be programmed correctly to phase lock the 27 MHz VCXO PLL and output clocks to the input reference. See *Table 1* for the suggested divider settings for the supported timing formats.

#### Bits 7-3: Reserved (RSV)

These RSV bits are reserved. When writing to this register, only write the default data to the RSV bits as specified in *Table 8*.

#### Register 04h

#### Bits 7-0: Feedback Divider (FB\_DIV)

This register contains the 8 LSBs of FB\_DIV. The feedback divider value is the numerator of PLL 1's divider ratio. FB\_DIV should be programmed using the feedback divider value after the divide ratio has been reduced to its lowest factors. Refer to the description for register 03h, and see *Table 1* for the suggested divider settings for the supported timing format.

#### Register 05h

#### Bits 4-0: Feedback Divider (FB\_DIV)

This register contains the 5 MSBs of FB\_DIV. See the description for register 04h.

#### Bits 7-5: These non-programmable bits contain zeros.

#### 9.5 PLL 4 Charge Pump Current Control Register

#### Register 06h

#### Bits 3-0: Charge Pump Current Control for PLL 4 (ICP4)

ICP4 can be programmed to specify charge pump current for PLL 4, which generates the 67.5 MHz SD clock.

Note: Bit 3 is inverted internally, so the default ICP4 value of 0000b (0h) actually yields an effective value of 1000b (8h), which is the mid-scale setting.

The PLL 4 charge pump current increases linearly with the effective value. Reducing the effective value of the charge pump current will lower its loop bandwidth at the expense of reduced PLL stability. An effective value of 0 (ICP4 = 1000b) should not be programmed since this corresponds to 0  $\mu A$  nominal current and will cause PLL 4 to lose phase lock.

#### Bits 7-4: Reserved (RSV)

These RSV bits are reserved. When writing to this register, only write the default data to the RSV bits as specified in *Table 8*.

#### Register 07h

#### Bits 7-0: Reserved (RSV)

This register is reserved. If necessary, only write the default data (00h) to register 07h as specified in *Table 8*.

#### 9.6 Output Clock And TOF Control Register

#### Register 08h

#### Bit 0: SD Clock Output Frequency Select (SD\_FREQ)

This bit sets the clock frequency of the SD\_CLK output pair.

SD FREQ = 0: Selects 27 MHz from PLL 1.

SD FREQ = 1: Selects 67.5 MHz from PLL 4.

#### Bit 1: SD Clock Output Mode (SD\_HIZ)

Set the SD\_HIZ bit to 1 to put the SD\_CLK output pair in high-impedance (Hi-Z) mode; otherwise, the SD\_CLK output will be enabled.

#### Bit 3-2: HD Clock Output Frequency Select (HD\_FREQ)

These bits set the clock frequency of the HD\_CLK output pair.

HD\_FREQ = 0h: Selects 74.25 MHz from PLL 2.

HD FREQ = 1h: Selects 74.176 MHz from PLL 3.

HD\_FREQ = 2h: Selects 148.5 MHz from PLL 2.

HD\_FREQ = 3h: Selects 148.35 MHz from PLL 3.

**Note:** When selecting the 148.35 MHz clock, you must also program the PLL 3 initialization sequence as described in section 2.1 148.35 MHz PLL Initialization Sequence.

#### Bit 4: HD Clock Output Mode (HD\_HIZ)

Set the HD\_HIZ bit to 1 to put the HD\_CLK output pair in high-impedance (Hi-Z) mode; otherwise, the HD\_CLK output will be enabled.

#### Bit 5: Top of Frame Output Mode (TOF\_HIZ)

Set the TOF\_HIZ bit to 1 to put the TOF output pin in high-impedance (Hi-Z) mode; otherwise, the output will be enabled.

#### Bits 7-6: Reserved (RSV)

These RSV bits are reserved. When writing to this register, only write the default data to the RSV bits as specified in *Table* 8

#### 9.7 TOF Configuration Registers

#### Register 09h

#### Bits 7-0: TOF Reset (TOF\_RST)

This register contains the 8 LSBs of TOF\_RST. When PLL 1 is phase locked to the reference, both H sync and V sync inputs are used to reset the frame-based counters used for output TOF generation. The numerator value of the reduced frame rate ratio should be programmed to TOF\_RST. See section 5.2.4 Input-Output Frame Rate Ratio.

Once TOF\_RST is programmed, the outputs must be properly initialized by either programming TOF\_INIT or otherwise using an external TOF Init pulse (when PIN6\_OVRD = 1).

#### Register 0Ah

#### Bits 4-0: TOF Reset (TOF RST)

This register contains the 5 MSBs of TOF\_RST. See the description for register 09h.

#### Bit 5: Output Initialization (TOF INIT)

After enabling output alignment mode (EN\_TOF\_RST = 1), the TOF\_INIT bit should be programmed to reset the internal counters and initialize (align) the outputs to the desired reference frame. The output initialization is triggered by programming a positive bit transition (0 to 1) to TOF\_INIT. See section 5.3 Programming The Output Initialization Sequence.

#### Bit 6: TOF Pulse Output Polarity (POL\_TOF)

This bit should be programmed to the desired TOF pulse polarity at the TOF output.

POL\_TOF = 0: Negative polarity or active low signal.

POL\_TOF = 1: Positive polarity or active high signal.

#### Bit 7: Output Alignment Mode (EN TOF RST)

This bit must be set (EN\_TOF\_RST = 1) to enable output alignment mode prior to initialization per section 5.3 Programming The Output Initialization Sequence. It is recommended to clear this bit (EN\_TOF\_RST = 0) immediately after the output initialization sequence has been programmed to prevent excessive output jitter, as described in section 2.3 Output Disturbance While Output Alignment Mode Enabled.

#### Register 0Bh

## Bits 7-0: Total Pixels per Line for the Output Format (TOF\_PPL)

This register contains the 8 LSBs of TOF\_PPL. TOF\_PPL should be programmed with total pixels per line for the desired output format. TOF\_PPL is used in specifying the output frame rate. This should be specified prior to programming the output initialization sequence. See section *5.2.2 Output Frame Timing*.

#### Register 0Ch

## Bits 4-0: MSBs of Total Pixels per Line for the Output Format (TOF\_PPL)

This register contains the 5 MSBs of TOF\_PPL. See the description for register 0Bh.

## Bit 5: Output Clock Select for Output Top of Frame (TOF\_CLK)

This bit should be programmed to select the output TOF clock reference according to the desired output format. The selected TOF clock frequency is used in specifying the output frame rate. Any output format, including HD, can use 27 MHz as the TOF clock to generate its TOF pulse by programming the output counter values corresponding to the 27 MHz SD clock as shown in *Table 1*. See sections *5.2.1 Output TOF Clock* and *5.2.2 Output Frame Timing*.

TOF\_CLK = 0: Selects the SD\_CLK output as the output clock reference, where the SD frequency is set by SD\_FREQ.

TOF\_CLK = 1: Selects the HD\_CLK output as the output clock reference.

#### Bit 7-6: These non-programmable bits contain zeros.

#### Register 0Dh

## Bits 7-0: LSBs of Total Lines per Frame for the Output Format (TOF LPFM)

This register contains the 8 LSBs of TOF\_LPFM. TOF\_LPFM should be programmed with the total lines per frame for the desired output format. TOF\_LPFM is used in specifying the output frame rate. This should be specified prior to programming the output initialization sequence. See section *5.2.2 Output Frame Timing*.

#### Register 0Eh

## Bits 3-0: MSBs of Total Lines per Frame for the Output Format (TOF LPFM)

This register contains the 4 MSBs of TOF\_LPFM. See the description for register 0Dh.

Bit 7-5: These non-programmable bits contain zeros.

#### Register 0Fh

## Bits 7-0: LSBs of Total Lines per Frame for the Input Reference Format (REF\_LPFM)

This register contains the 8 LSBs of REF\_LPFM. REF\_LPFM should be programmed with the total lines per frame for the input reference format. REF\_LPFM is used in specifying the reference frame rate. This should be specified prior to programming the output initialization sequence (section *5.2.3 Reference Frame Timing*).

#### Register 10h

## Bits 3-0: MSBs of Total Lines per Frame for the Input Reference Format (REF\_LPFM)

This register contains the 4 MSBs of REF\_LPFM. See the description for register 0Fh.

#### Bit 7-4: These non-programmable bits contain zeros.

#### Register 11h

#### Bits 7-0: LSBs of Output Frame Offset (TOF\_OFFSET)

This register contains the 8 LSBs of TOF\_OFFSET. TOF\_OFFSET should be programmed with the desired line offset to delay or advance the output timing relative to the reference frame. This should be specified prior to programming the output initialization sequence. See section *5.2.5 Output Frame Line Offset*.

#### Register 12h

## Bits 3-0: MSBs of Line Offset for the Output Top of Frame (TOF\_OFFSET)

This register contains the 4 MSBs of TOF\_OFFSET. See the description for register 11h.

Bit 7-4: These bits contain zeros (non-programmable)

#### 9.8 PLL 1, 2, 3 Charge Pump Current Control Registers Register 13h

#### Bits 4-0: PLL 1 Charge Pump Current Control (ICP1)

ICP1 can be programmed to specify the charge pump current for PLL 1, which generates 27 MHz from the VCXO output. The PLL 1 charge pump current, or  $I_{CP1}$ , is one of the loop gain parameters can be programmed to set and optimize PLL

1's loop response. For more information on setting the loop response, see section  $7.0\ LOOP\ RESPONSE$  .

To minimize lock time, using a large or maximum  $I_{CP1}$  can result in faster PLL settling time due to a wider loop bandwidth. Once phase lock has been achieved, using a lower  $I_{CP1}$  (that yields sufficient stability) can provide good input jitter rejection due to a narrower loop bandwidth; this can be helpful to minimize low-frequency input jitter from being transferred to the output clocks.

Note: An ICP1 value ≤ 2 corresponds to an I<sub>CP1</sub> current ≤ 62.5 μA. A low I<sub>CP1</sub> setting or low damping factor (DF) can cause reduced PLL stability and performance (e.g. wander, loss of lock) due to loop filter charge leakage and other secondary factors; therefore, it is not recommended to use an ICP1 value less than 2d nor use an insufficient DF setting.

ICP1 register range = 0 to 31d; 0 to 2d are not recommended

I<sub>CP1</sub> current = ICP1 x 31.25 μA (nominal current step)

#### **Examples:**

ICP1 = 8d (default) gives  $I_{CP1}$  = 250  $\mu$ A nominal ICP1 = 31d (max) gives  $I_{CP1}$  = 968.75  $\mu$ A nominal

#### Bits 7-5: Reserved (RSV)

These RSV bits are reserved. When writing to this register, only write the default data to the RSV bits as specified in *Table* 8.

#### Register 14h

#### Bits 3-0: PLL 3 Charge Pump Current Control (ICP3)

ICP3 can be programmed to specify the charge pump current for PLL 3, which generates the 74.176 and 148.35 MHz HD clock outputs. Reducing the value of ICP3 will reduce the PLL 3 charge pump current and lower its loop bandwidth at the expense of reduced PLL stability. An ICP3 value of 0 should not be programmed since this corresponds to 0  $\mu A$  nominal current, which will cause PLL 3 to lose phase lock or otherwise be unstable.

ICP3 register range = 0 to 15d

#### Bit 7-4: PLL 2 Charge Pump Current Control (ICP2)

ICP2 can be programmed to specify the charge pump current for PLL 2, which generates the 74.25 and 148.5 MHz HD clock outputs. Reducing the value of ICP2 will reduce the PLL 2 charge pump current and lower its loop bandwidth at the expense of reduced PLL stability. An ICP2 value of 0 should not be programmed since this corresponds to 0  $\mu A$  nominal current, which will cause PLL 2 to lose phase lock or otherwise be unstable.

ICP2 register range = 0 to 15d

#### 9.9 Reserved Registers

#### Register 15h-1Fh

This register is reserved. Do not program any data to these registers.

#### 10.0 TYPICAL SYSTEM BLOCK DIAGRAMS




FIGURE 9. Analog Reference Genlock for Triple-rate SDI Video




FIGURE 10. SDI Reference Genlock for Triple-rate SDI Video





FIGURE 11. Triple-rate SDI Loop-through




APPLICATION KEY

- (1) VIDEO FOR ANALOG GENLOCK
- (2) VIDEO FOR SDI GENLOCK
- (3) VIDEO FOR SDI LOOP-THROUGH

30052410

FIGURE 12. Combined Genlock or Loop-through for Triple-rate SDI Video

## Physical Dimensions inches (millimeters) unless otherwise noted



### **Notes**

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Pr	oducts	Design Support			
Amplifiers	www.national.com/amplifiers	WEBENCH	www.national.com/webench		
Audio	www.national.com/audio	Analog University	www.national.com/AU		
Clock Conditioners	www.national.com/timing	App Notes	www.national.com/appnotes		
Data Converters	www.national.com/adc	Distributors	www.national.com/contacts		
Displays	www.national.com/displays	Green Compliance	www.national.com/quality/green		
Ethernet	www.national.com/ethernet	Packaging	www.national.com/packaging		
Interface	www.national.com/interface	Quality and Reliability	www.national.com/quality		
LVDS	www.national.com/lvds	Reference Designs	www.national.com/refdesigns		
Power Management	www.national.com/power	Feedback	www.national.com/feedback		
Switching Regulators	www.national.com/switchers				
LDOs	www.national.com/ldo				
LED Lighting	www.national.com/led				
PowerWise	www.national.com/powerwise				
Serial Digital Interface (SDI)	www.national.com/sdi				
Temperature Sensors	www.national.com/tempsensors				
Wireless (PLL/VCO)	www.national.com/wireless				

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2008 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com German Tel: +49 (0) 180 5010 771 English Tel: +44 (0) 870 850 4288 National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com

National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com