

LM48821 Boomer® Audio Power Amplifier Series

Direct Coupled, Ultra Low Noise, 52mW Differential Input Stereo Headphone Amplifier with I2C Volume Control

General Description

With its directly-coupled output technology, the LM48821 is a variable gain audio power amplifier capable of delivering 52mW_{RMS} per channel into a 16Ω single-ended load with less than 1% THD+N from a 3V power supply. The I2C volume control has a range of -76dB to 18dB.

The LM48821's Tru-GND technology utilizes advanced charge pump technology to generate the LM48821's negative supply voltage. This eliminates the need for output-coupling capacitors typically used with single-ended loads.

Boomer audio power amplifiers were designed specifically to provide high quality output power with a minimal amount of external components. The LM48821 does not require output coupling capacitors or bootstrap capacitors, and therefore is ideally suited for mobile phone and other low voltage applications where minimal power consumption is a primary requirement.

The LM48821 incorporates selectable low-power consumption shutdown and channel select modes.

The LM48821 contains advanced output transient suppression circuitry that eliminates noises which would otherwise occur during turn-on and turn-off transitions.

Key Specifications

■ Improved PSRR at 217Hz	82dB (typ)
■ Stereo Output Power at $V_{DD} = 3V$, $R_L = 16\Omega$, THD+N = 1%	52mW (typ)
■ Mono Output Power at $V_{DD} = 3V$, $R_L = 16\Omega$, THD+N = 1%	93mW (typ)
■ Shutdown current	0.1μA (typ)


Features

- Ground referenced outputs
- Differential Inputs
- I2C Volume and mode controls
- Available in space-saving micro SMD package
- Ultra low current shutdown mode
- Advanced output transient suppression circuitry eliminates noises during turn-on and turn-off transitions
- 2.0V to 4.0V operation (PV_{DD} and SV_{DD})
- 1.8 to 4.0V operation (I^2CV_{DD})
- No output coupling capacitors, snubber networks, bootstrap capacitors, or gain-setting resistors required

Applications

- Notebook PCs
- Desktop PCs
- Mobile Phones
- PDAs
- Portable Electronic Devices
- MP3 Players



Typical Application



20184211

FIGURE 1. Typical Audio Amplifier Application Circuit

Connection Diagrams



Pin Descriptions

Pin Designator	Pin Name	Pin Function
A1	SV _{DD}	Signal power supply input
A2	SGND	Signal ground
A3	IN A+	Left non-inverting input
A4	IN A-	Left inverting input
B1	V _O A	Left output
B2	V _O B	Right output
B3	IN B+	Right non-inverting input
B4	IN B-	Right inverting input
C1	V _{SS}	DC to DC converter output
C2	SCL	I ² C serial clock input
C3	SDA	I ² C serial data input
C4	I ² CV _{DD}	I ² C supply voltage input
D1	C _{CP-}	DC to DC converter flying capacitor inverting input
D2	PGND	Power ground
D3	C _{CP+}	DC to DC converter flying capacitor non-inverting input
D4	PV _{DD}	DC to DC converter power supply input

Absolute Maximum Ratings (Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage	4.5V
Storage Temperature	-65°C to +150°C
Input Voltage	-0.3V to $V_{DD} + 0.3V$
Power Dissipation (Note 3)	Internally Limited
ESD Susceptibility (Note 4)	2000V
ESD Susceptibility (Note 5)	200V
Junction Temperature	150°C

Thermal Resistance

 θ_{JA} (typ) - (TLA1611A) (Note 3)

105°C/W

Operating Ratings

Temperature Range

 $T_{MIN} \leq T_A \leq T_{MAX}$ $-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$

Supply Voltage

 PV_{DD} and SV_{DD} $2.0V \leq V_{DD} \leq 4.0V$ I^2CV_{DD} $1.8V \leq I^2CV_{DD} \leq 4.0V$ **Audio Amplifier Electrical Characteristics $V_{DD} = 3V$** (Notes 1, 2)

The following specifications apply for $V_{DD} = 3V$, $R_L = 16\Omega$, $A_V = 0\text{dB}$, unless otherwise specified. Limits apply for $T_A = 25^\circ\text{C}$.

Symbol	Parameter	Conditions	LM48821		Units (Limits)
			Typical (Note 6)	Limits (Notes 7, 8)	
I_{DD}	Quiescent Power Supply Current	$V_{IN} = 0V$, inputs terminated, both channels enabled	3.0	4.5	mA (max)
		$V_{IN} = 0V$, inputs terminated, one channel enabled	2.0	3.0	mA
I_{SD}	Shutdown Current	Right and Left Enable bits set to 0	0.1	1.2	μA (max)
V_{OS}	Output Offset Voltage	$R_L = 32\Omega$	0.5	2.5	mV (max)
A_V	Volume Control Range	[B0:B4] = 00000	-76		dB
		[B0:B4] = 11111	+18		dB
ΔA_V	Channel-to-Channel Gain Match		± 0.015		dB
A_{V-MUTE}	Mute Gain		-76		dB
R_{IN}	Input Resistance	Gain = 18dB	9	5 15	k Ω (min) k Ω (max)
		Gain = -76dB	81		k Ω
P_{OUT}	Output Power	THD+N = 1% (max); $f_{IN} = 1\text{kHz}$, $R_L = 16\Omega$, per channel	52	43	mW (min)
		THD+N = 1% (max); $f_{IN} = 1\text{kHz}$, $R_L = 32\Omega$, per channel	53	45	mW (min)
		THD+N = 1% (max); $f_{IN} = 1\text{kHz}$, $R_L = 16\Omega$, single channel driven	93	80	mW (min)
		THD+N = 1% (max); $f_{IN} = 1\text{kHz}$, $R_L = 32\Omega$, single channel driven	79		mW
THD+N	Total Harmonic Distortion + Noise	$P_{OUT} = 50\text{mW}$, $f = 1\text{kHz}$, $R_L = 16\Omega$, single channel	0.022		%
		$P_{OUT} = 50\text{mW}$, $f = 1\text{kHz}$, $R_L = 32\Omega$, single channel	0.011		%
PSRR	Power Supply Rejection Ratio	$V_{RIPPLE} = 200\text{mV}_{P-P}$, input referred			
		$f = 217\text{Hz}$	82	65	dB (min)
		$f = 1\text{kHz}$	80		dB
		$f = 20\text{kHz}$	55		dB
CMRR	Common Mode Rejection Ratio	$V_{RIPPLE} = 200\text{mV}_{P-P}$, Input referred, $f = 2\text{kHz}$	65		dB
SNR	Signal-to-Noise-Ratio	$R_L = 32\Omega$, $P_{OUT} = 20\text{mW}$, $f = 1\text{kHz}$, BW = 20Hz to 22kHz	100		dB
T_{WU}	Charge Pump Wake-Up Time		400		μs

Symbol	Parameter	Conditions	LM48821		Units (Limits)
			Typical (Note 6)	Limits (Notes 7, 8)	
X_{TALK}	Crosstalk	$R_L = 16\Omega$, $P_{OUT} = 1.6mW$, $f = 1kHz$, A-weighted filter	82		dB
Z_{OUT}	Output Impedance	Right and Left Enable bits set to 0	41		k Ω

Control Interface Electrical Characteristics (Notes 1, 2)

The following specifications apply for $1.8V \leq I^2CV_{DD} \leq 4.0V$, unless otherwise specified. Limits apply for $T_A = 25^\circ C$. See Figure 2.

Symbol	Parameter	Conditions	LM48821		Units (Limits)
			Typical (Note 6)	Limits (Notes 7, 8)	
t_1	SCL period			2.5	μs (min)
t_2	SDA Setup Time			100	ns (min)
t_3	SDA Stable Time			0	ns (min)
t_4	Start Condition Time			100	ns (min)
t_5	Stop Condition Time			100	ns (min)
V_{IH}	Logic High Input Threshold			$0.7 \times I^2CV_{DD}$	V (min)
V_{IL}	Logic Low Input Threshold			$0.3 \times I^2CV_{DD}$	V (max)

Note 1: All voltages are measured with respect to the GND pin unless otherwise specified.

Note 2: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional but do not guarantee specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which guarantee specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not guaranteed for parameters where no limit is given, however, the typical value is a good indication of device performance.

Note 3: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX} , θ_{JA} , and the ambient temperature, T_A . The maximum allowable power dissipation is $P_{DMAX} = (T_{JMAX} - T_A) / \theta_{JA}$ or the number given in Absolute Maximum Ratings, whichever is lower. For the LM48821, see power derating currents for more information.

Note 4: Human body model, 100pF discharged through a 1.5k Ω resistor.

Note 5: Machine Model, 220pF - 240pF discharged through all pins.


Note 6: Typicals are measured at +25 $^\circ C$ and represent the parametric norm.

Note 7: Limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 8: Datasheet min/max specification limits are guaranteed by design, test, or statistical analysis.


Typical Performance Characteristics

THD+N vs Frequency
 $V_{DD} = 2V$, $P_O = 6mW$,
 $R_L = 16\Omega$, Stereo




20184232

THD+N vs Frequency
 $V_{DD} = 2V$, $P_O = 10mW$,
 $R_L = 32\Omega$, Stereo




20184233

THD+N vs Frequency
 $V_{DD} = 2V$, $P_O = 16mW$,
 $R_L = 16\Omega$, Mono Left




20184234

THD+N vs Frequency
 $V_{DD} = 2V$, $P_O = 16mW$,
 $R_L = 16\Omega$, Mono Right




20184235

THD+N vs Frequency
 $V_{DD} = 2V$, $P_O = 18mW$,
 $R_L = 32\Omega$, Mono Left




20184236

THD+N vs Frequency
 $V_{DD} = 2V$, $P_O = 18mW$,
 $R_L = 32\Omega$, Mono Right




20184237

THD+N vs Frequency
 $V_{DD} = 3V$, $P_O = 35mW$,
 $R_L = 16\Omega$, Stereo




20184238

THD+N vs Frequency
 $V_{DD} = 4V$, $P_O = 50mW$,
 $R_L = 16\Omega$, Stereo




20184239

THD+N vs Frequency
 $V_{DD} = 3V$, $P_O = 70mW$,
 $R_L = 16\Omega$, Mono Left




201842b9

THD+N vs Frequency
 $V_{DD} = 3V$, $P_O = 70mW$,
 $R_L = 16\Omega$, Mono Right




201842c0

THD+N vs Frequency
 $V_{DD} = 4V$, $P_O = 160mW$,
 $R_L = 16\Omega$, Mono Left




201842c1

THD+N vs Frequency
 $V_{DD} = 4V$, $P_O = 160mW$,
 $R_L = 16\Omega$, Mono Right




201842c2

THD+N vs Frequency
 $V_{DD} = 3V$, $P_O = 40mW$,
 $R_L = 32\Omega$, Stereo




201842c3

THD+N vs Frequency
 $V_{DD} = 3V$, $P_O = 60mW$,
 $R_L = 32\Omega$, Mono Left




201842c4

THD+N vs Frequency
 $V_{DD} = 3V$, $P_O = 60mW$,
 $R_L = 32\Omega$, Mono Right




201842c5

THD+N vs Frequency
 $V_{DD} = 4V$, $P_O = 90mW$,
 $R_L = 32\Omega$, Stereo




201842c6

THD+N vs Frequency
 $V_{DD} = 4V$, $P_O = 120mW$,
 $R_L = 32\Omega$, Mono Left




201842c7


THD+N vs Frequency
 $V_{DD} = 4V$, $P_O = 120mW$,
 $R_L = 32\Omega$, Mono Right




201842c8

THD+N vs Output Power
 $V_{DD} = 2V$, $R_L = 16\Omega$,
 $f = 1kHz$, Mono Left



20184240

THD+N vs Output Power
 $V_{DD} = 2V$, $R_L = 16\Omega$,
 $f = 1kHz$, Mono Right



20184241

THD+N vs Output Power
 $V_{DD} = 2V$, $R_L = 16\Omega$,
 $f = 1kHz$, Stereo



20184242

THD+N vs Output Power
 $V_{DD} = 3V$, $R_L = 16\Omega$,
 $f = 1kHz$, Mono Left


20184243


THD+N vs Output Power
 $V_{DD} = 3V$, $R_L = 16\Omega$,
 $f = 1kHz$, Mono Right


20184244

THD+N vs Output Power
 $V_{DD} = 3V$, $R_L = 16\Omega$,
 $f = 1kHz$, Stereo



20184245

THD+N vs Output Power
 $V_{DD} = 4V$, $R_L = 16\Omega$,
 $f = 1kHz$, Mono Left




20184246

THD+N vs Output Power
 $V_{DD} = 4V$, $R_L = 16\Omega$,
 $f = 1kHz$, Mono Right




20184247

THD+N vs Output Power
 $V_{DD} = 4V$, $R_L = 16\Omega$,
 $f = 1kHz$, Stereo




20184299

THD+N vs Output Power
 $V_{DD} = 2V$, $R_L = 32\Omega$,
 $f = 1kHz$, Mono Left




20184248

THD+N vs Output Power
 $V_{DD} = 2V$, $R_L = 32\Omega$,
 $f = 1kHz$, Mono Right




20184249


THD+N vs Output Power
 $V_{DD} = 2V$, $R_L = 32\Omega$,
 $f = 1kHz$, Stereo




20184250

THD+N vs Output Power
 $V_{DD} = 3V$, $R_L = 32\Omega$,
 $f = 1kHz$, Mono Left



20184251

THD+N vs Output Power
 $V_{DD} = 3V$, $R_L = 32\Omega$,
 $f = 1kHz$, Mono Right



20184252

THD+N vs Output Power
 $V_{DD} = 3V$, $R_L = 32\Omega$,
 $f = 1kHz$, Stereo



20184253

THD+N vs Output Power
 $V_{DD} = 4V$, $R_L = 32\Omega$,
 $f = 1kHz$, Mono Left


20184254


THD+N vs Output Power
 $V_{DD} = 4V$, $R_L = 32\Omega$,
 $f = 1kHz$, Mono Right


20184255

THD+N vs Output Power
 $V_{DD} = 4V$, $R_L = 32\Omega$,
 $f = 1kHz$, Stereo



20184256

CMRR vs Frequency
 $V_{DD} = 3V$, $R_L = 16\Omega$




201842d9

PSRR vs Frequency
 $V_{DD} = 2V$, $R_L = 16\Omega$




20184226

PSRR vs Frequency
 $V_{DD} = 2V$, $R_L = 32\Omega$




20184227

PSRR vs Frequency
 $V_{DD} = 3V$, $R_L = 16\Omega$




20184228

PSRR vs Frequency
 $V_{DD} = 3V$, $R_L = 32\Omega$




20184229


PSRR vs Frequency
 $V_{DD} = 4V$, $R_L = 16\Omega$




20184230




20184231




20184212




20184213




20184216




20184217




20184214

Output Power vs Power Dissipation $V_{DD} = 2V, 3V, 4V, R_L = 32\Omega, \text{Mono}$ 


20184215

Output Power vs Power Dissipation $V_{DD} = 2V, 3V, 4V, R_L = 16\Omega, \text{Stereo}$ 


20184218

Output Power vs Power Dissipation $V_{DD} = 2V, 3V, 4V, R_L = 32\Omega, \text{Stereo}$ 

20184219

Supply Current vs Supply Voltage
Mono

20184209

Supply Current vs Supply Voltage
Stereo

20184210

Application Information




FIGURE 2. I²C Timing Diagram




FIGURE 3. I²C Bus Format

TABLE 1. Chip Address

	D7	D6	D5	D4	D3	D2	D1	D0
Chip Address	1	1	1	0	1	1	0	0

TABLE 2. Control Registers

	D7	D6	D5	D4	D3	D2	D1	D0
Volume Control	VD4	VD3	VD2	VD1	VD0	MUTE	LF ENABLE	RT ENABLE

I²C VOLUME CONTROL

The LM48821 can be configured in 32 different gain steps by forcing I²C volume control bits to a desired gain according to the table below:

TABLE 3. Volume Control

VD4	VD3	VD2	VD1	VD0	Gain (dB)
0	0	0	0	0	-76
0	0	0	0	1	-62
0	0	0	1	0	-52
0	0	0	1	1	-44
0	0	1	0	0	-38
0	0	1	0	1	-34
0	0	1	1	0	-30
0	0	1	1	1	-27
0	1	0	0	0	-24
0	1	0	0	1	-21
0	1	0	1	0	-18
0	1	0	1	1	-16
0	1	1	0	0	-14
0	1	1	0	1	-12
0	1	1	1	0	-10
0	1	1	1	1	-8
1	0	0	0	0	-6
1	0	0	0	1	-4
1	0	0	1	0	-2
1	0	0	1	1	0
1	0	1	0	0	2
1	0	1	0	1	4
1	0	1	1	0	6
1	0	1	1	1	8
1	1	0	0	0	10
1	1	0	0	1	12
1	1	0	1	0	13
1	1	0	1	1	14
1	1	1	0	0	15
1	1	1	0	1	16
1	1	1	1	0	17
1	1	1	1	1	18

I²C COMPATIBLE INTERFACE

The LM48821 uses a serial data bus that conforms to the I²C protocol. Controlling the chip's functions is accomplished with two wires: serial clock (SCL) and serial data (SDA). The clock line is uni-directional. The data line is bi-directional (open-collector). The maximum clock frequency specified by the I²C standard is 400kHz. In this discussion, the master is the controlling microcontroller and the slave is the LM48821.

The bus format for the I²C interface is shown in Figure 3. The bus format diagram is broken up into six major sections: The Start Signal, the I²C Address, an Acknowledge bit, the I²C data, second Acknowledge bit, and the Stop Signal.

The start signal is generated by lowering the data signal while the clock signal is high. The start signal will alert all devices attached to the I²C bus to check the incoming address against their own address.

The 8-bit chip address is sent next, most significant bit first. The data is latched in on the rising edge of the clock. Each address bit must be stable while the clock level is high.

After the last bit of the address bit is sent, the master releases the data line high (through a pull-up resistor). Then the master sends an acknowledge clock pulse. If the LM48821 has received the address correctly, then it holds the data line low during the clock pulse. If the data line is not held low during the acknowledge clock pulse, then the master should abort the rest of the data transfer to the LM48821. The 8 bits of data are sent next, most significant bit first. Each data bit should be valid while the clock level is stable high.

After the data byte is sent, the master must check for another acknowledge to see if the LM48821 received the data.

If the master has more data bytes to send to the LM48821, then the master can repeat the previous two steps until all data bytes have been sent.

The stop signal ends the transfer. To signal stop, the data signal goes high while the clock signal is high. The data line should be held high when not in use.

The LM48821's I²C address is shown in Table 1. The I²C data register and its control bit names are shown in Table 2. The data values for the volume control are shown in Table 3.

I²C INTERFACE POWER SUPPLY PIN (I²CV_{DD})

The LM48821's I²C interface is powered up through the I²CV_{DD} pin. The LM48821's I²C interface operates at a voltage level set by the I²CV_{DD} pin. This voltage can be independent from the main power supply pin (V_{DD}). This is ideal whenever logic levels for the I²C interface are dictated by a microcontroller or microprocessor that is operating at a lower supply voltage than the main battery of a portable system.

POWER SUPPLY BYPASSING

As with any power amplifier, proper supply bypassing is critical for low noise performance and high power supply rejection. Applications that employ a 3.3V voltage regulator typically use a 10μF in parallel with a 0.1μF filter capacitors to stabilize the regulator's output, reduce noise on the regulated supply lines, and improve the regulator's transient response. However, their presence does not eliminate the need for a local 1.0μF tantalum bypass capacitance connected between the LM48821's supply pins and ground. Keep the length of leads and traces that connect capacitors between the LM48821's power supply pins and ground as short as possible.

ELIMINATING THE OUTPUT COUPLING CAPACITOR

The LM48821 features a low noise inverting charge pump that generates an internal negative supply voltage. This allows the LM48821 to reference its amplifier outputs to ground instead of a half-supply voltage, like traditional capacitively-coupled headphone amplifiers. Because there is no DC bias voltage associated with either stereo output, the large DC blocking capacitors (typically 220μF) are not necessary. The coupling capacitors are replaced by two, small ceramic charge pump capacitors, saving board space and cost.

Eliminating the output coupling capacitors also improves low frequency response. In traditional headphone amplifiers, the headphone impedance and the output capacitor form a high pass filter that not only blocks the DC component of the output, but also attenuates low frequencies, impacting the bass response. Because the LM48821 does not require the output coupling capacitors, the low frequency response of the device is not degraded.

In addition to eliminating the output coupling capacitors, the ground referenced output nearly doubles the output voltage swing and available dynamic range of the LM48821 when compared to a traditional capacitively-coupled output headphone amplifier operating from the same supply voltage.

OUTPUT TRANSIENT ELIMINATED

The LM48821 contains advanced circuitry that virtually eliminates output transients ('clicks' and 'pops'). This circuitry attenuates output transients when the supply voltage is first applied or when the part resumes operation after using the shutdown mode.

POWER DISSIPATION

Power dissipation is a major concern when using any power amplifier and must be thoroughly understood to ensure a successful design. Equation 1 states the maximum power dissipation point for a single-ended amplifier operating at a given supply voltage and driving a specified output load.

$$P_{\text{DMAX}} = (2V_{\text{DD}})^2 / (2\pi^2 R_L) \quad (1)$$

Since the LM48821 has two power amplifiers in one package, the maximum internal power dissipation point is twice that of the number which results from Equation 1. Even with large internal power dissipation, the LM48821 does not require heat sinking over a large range of ambient temperatures. The maximum power dissipation point obtained must not be greater than the power dissipation that results from Equation 2:

$$P_{\text{DMAX}} = (T_{\text{JMAX}} - T_A) / (\theta_{\text{JA}}) \quad (2)$$

For the micro SMD package, $\theta_{\text{JA}} = 105^\circ\text{C/W}$. $T_{\text{JMAX}} = 150^\circ\text{C}$ for the LM48821. Depending on the ambient temperature, T_A , of the system surroundings, Equation 2 can be used to find the maximum internal power dissipation supported by the IC packaging. If the result of Equation 1 is greater than that of Equation 2, then either the supply voltage must be decreased, the load impedance increased or T_A reduced. Power dissipation is a function of output power and thus, if typical operation is not around the maximum power dissipation point, the ambient temperature may be increased accordingly.

SELECTING EXTERNAL COMPONENTS

Optimizing the LM48821's performance requires properly selecting external components. Though the LM48821 operates well when using external components with wide tolerances, best performance is achieved by optimizing component values.

Charge Pump Capacitor Selection

Use low ESR (equivalent series resistance) ($<100\text{m}\Omega$) ceramic capacitors with an X7R dielectric for best performance. Low ESR capacitors keep the charge pump output impedance to a minimum, extending the headroom on the negative supply. Higher ESR capacitors result in reduced output power from the audio amplifiers.

Charge pump load regulation and output impedance are affected by the value of the flying capacitor (connected between the C_{CP-} and C_{CP+} pins). A larger valued C_1 (up to $4.7\mu\text{F}$) improves load regulation and minimizes charge pump output resistance. Beyond $4.7\mu\text{F}$, the switch-on-resistance dominates the output impedance.

The output ripple is affected by the value and ESR of the output capacitor (connected between the V_{SS} and PGND pins). Larger capacitors reduce output ripple on the negative power supply. Lower ESR capacitors minimize the output ripple and reduce the output impedance of the charge pump.

The LM48821 charge pump design is optimized for $4.7\mu\text{F}$, low ESR, ceramic, flying, and output capacitors.

Power Supply Bypass Capacitor

For good THD+N and low noise performance and to ensure correct power-on behavior at the maximum allowed power

supply voltage, a local $4.7\mu\text{F}$ power supply bypass capacitor should be connected as physically closed as possible to the PV_{DD} pin.

Input Capacitor Value Selection

Amplifying the lowest audio frequencies requires high value input coupling capacitors (the $0.47\mu\text{F}$ capacitors in Figure 1). A high value capacitor can be expensive and may compromise space efficiency in portable designs. In many cases, however, the speakers used in portable systems, whether internal or external, have little ability to reproduce signals below 150Hz . Applications using speakers with this limited frequency response reap little improvement by using high value input and output capacitors.


Besides affecting system cost and size, the input coupling capacitor value has an effect on the LM48821's click and pop performance. The magnitude of the pop is directly proportional to the input capacitor's size. Thus, pops can be minimized by selecting an input capacitor value that is no higher than necessary to meet the desired -3dB frequency.

The LM48821's nominal input resistance at full volume is $10\text{k}\Omega$ and a minimum of $5\text{k}\Omega$. This input resistance and the input coupling capacitor value produce a -3dB high pass filter cutoff frequency that is found using Equation 3.

$$f_{-3\text{dB}} = 1/2\pi R_i C_i \quad (3)$$

Revision History

Rev	Date	Description
1.0	06/06/07	Initial release.



16-Bump micro SMD
Order Number LM48821TL
NS Package Number TLA1611A
 $X_1 = 1.970 \pm 0.03$ $X_2 = 1.970 \pm 0.03$ $X_3 = 0.6 \pm 0.075$

Notes

Notes

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2007 National Semiconductor Corporation

For the most current product information visit us at www.national.com



**National Semiconductor
Americas Customer
Support Center**
Email:
new.feedback@nsc.com
Tel: 1-800-272-9959

**National Semiconductor Europe
Customer Support Center**
Fax: +49 (0) 180-530-85-86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +49 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

**National Semiconductor Asia
Pacific Customer Support Center**
Email: ap.support@nsc.com

**National Semiconductor Japan
Customer Support Center**
Fax: 81-3-5639-7507
Email: jpn.feedback@nsc.com
Tel: 81-3-5639-7560