

LM3712

Microprocessor Supervisory Circuits with Separate Watchdog Timer Output, Power Fail Input and Manual Reset

General Description

The LM3712 series of microprocessor supervisory circuits provide the maximum flexibility for monitoring power supplies and battery controlled functions in systems without backup batteries. The LM3712 series are available in a 9-bump micro SMD package.

Built-in features include the following:

Reset: Reset is asserted during power-up, power-down, and brownout conditions. $\overline{\text{RESET}}$ is guaranteed down to V_{CC} of 1.0V.

Manual Reset Input: An input that asserts reset when pulled low.

Power-Fail Input: A 1.225V threshold detector for power fail warning, or to monitor a power supply other than V_{CC} .

Watchdog Timer: The WDI (Watchdog Input) monitors one of the μP 's output lines for activity. If no output transition occurs during the watchdog timeout period, the watchdog output (WDO) pulls low.


Features

- Standard Reset Threshold voltage: 3.08V
- Custom Reset Threshold voltages: For other voltages between 2.2V and 5.0V in 10mV increments, contact National Semiconductor Corp.
- No external components required
- Manual-Reset input
- $\overline{\text{RESET}}$ output
- Precision supply voltage monitor
- Factory programmable Reset and Watchdog Timeout Delays
- Separate Watchdog output
- Separate Power Fail comparator
- Available in micro SMD package for minimum footprint
- $\pm 0.5\%$ Reset threshold accuracy at room temperature
- $\pm 2\%$ Reset threshold accuracy over temperature extremes
- Reset assertion down to 1V V_{CC}
- 28 μA V_{CC} supply current

Applications

- Embedded Controllers and Processors
- Intelligent Instruments
- Automotive Systems
- Critical μP Power Monitoring


Typical Application



20011903

Connection Diagram

Top View
(looking from the coating side)
micro SMD 9 Bump Package
BPA09




20011901

Pin Descriptions

Bump No.	Name	Function
A1	\overline{MR}	Manual-Reset input. When \overline{MR} is less than V_{MRT} (Manual Reset Threshold) \overline{RESET} is engaged.
B1	V_{CC}	Power Supply input.
C1	\overline{RESET}	Reset Logic Output. Pulses low for t_{RP} (Reset Timeout Period) when triggered, and stays low whenever V_{CC} is below the reset threshold or when \overline{MR} is below V_{MRT} . It remains low for t_{RP} after either V_{CC} rises above the reset threshold, or after \overline{MR} input rises above V_{MRT} .
C2	\overline{PFO}	Power-Fail Logic Output. When PFI is below V_{PFT} \overline{PFO} goes low; otherwise, \overline{PFO} remains high.
C3	\overline{WDO}	Watchdog Output. If no digital activity is detected on WDI (Watchdog Input) for a period exceeding t_{WD} , this output pulls low.
B3	GND	Ground reference for all signals.
A3	WDI	Watchdog Input Transition Monitor: If no transition activity occurs for a period exceeding t_{WD} (Watchdog Timeout Period), reset is engaged.
A2	PFI	Power-Fail Comparator Input. When PFI is less than V_{PFT} (Power-Fail Reset Threshold), the \overline{PFO} goes low; otherwise, \overline{PFO} remains high.
B2	NC	No Connect. Test input used at factory only. Leave floating.

Block Diagram



20011905

Ordering Information

Base Part Number: LM3712

LM3712: active-low/RESET

Output Type: X

X: CMOS
Y: Open-drain

Q

BP

308

Reset Threshold Voltage*:
308 = 3.08V

Package Type:
BP: micro SMD, Tape and Reel 250 Units
BPX: micro SMD, Tape and Reel 3000 Units

WD Timeout Period (typ)		Reset Timeout Period (typ)			
		D1 1.4ms	D2 28ms	D3 200ms	D4 1600ms
	W1 6.2ms	E*	F*	G*	H*
	W2 102ms	J*	K*	L*	M*
	W3 1600ms	N*	P*	Q	R*
	W4 25600ms	S*	T*	U*	V*

* = available upon request. Contact National Semiconductor

*For other voltages between 2.2V and 5.0V, please contact National Semiconductor sales office.

20011904

Part Number	Output	Reset Timeout Period	Watchdog Timeout Period	Package Marking
LM3712XQBP-308	totem-pole	200ms	1600ms	%%IC
LM3712XQBPX-308	totem-pole	200ms	1600ms	%%IC
LM3712XQTP-308	totem-pole	200ms	1600ms	%%IC
LM3712XQTPX-308	totem-pole	200ms	1600ms	%%IC

%% is the datecode and will vary with time.

Table Of Functions

Part Number	Active Low Reset	Active High Reset	Output (X = totem-pole) (Y = open-drain)	Reset Timeout Period	Watchdog Timeout Period	Manual Reset	Power Fail Comparator
LM3712	x		X, Y*	Customized	Customized	x	x

* = available upon request. Contact National

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.

ESD Ratings (Note 2)
Human Body Model
Machine Model
Power Dissipation

1.5kV
150V
(Note 3)

Supply Voltage (V_{CC}) -0.3V to 6.0V
All Other Inputs -0.3V to $V_{CC} + 0.3V$

Operating Ratings (Note 1)

Temperature Range $-40^{\circ}\text{C} \leq T_J \leq 85^{\circ}\text{C}$

Electrical Characteristics

Limits in the standard typeface are for $T_J = 25^{\circ}\text{C}$ and limits in **boldface type** apply over full operating range. Unless otherwise specified: $V_{CC} = +2.2V$ to $5.5V$.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
POWER SUPPLY						
V _{CC}	Operating Voltage Range: V _{CC}		1.0		5.5	V
I _{CC}	V _{CC} Supply Current	All inputs = V _{CC} ; all outputs floating		28	50	μA
RESET THRESHOLD						
V _{RST}	Reset Threshold	V _{CC} falling	-0.5 -2	V _{RST}	+0.5 +2	%
		V _{CC} falling: T _A = 0°C to 70°C	-1.5		+1.5	
V _{RSTH}	Reset Threshold Hysteresis			0.0032•V _{RST}		mV
t _{RP}	Reset Timeout Period	Reset Timeout Period = E, J, N, S Reset Timeout Period = F, K, P, T Reset Timeout Period = G, L, Q, U Reset Timeout Period = H, M, R, V	1 20 140 1120	1.4 28 200 1600	2 40 280 2240	ms
t _{RD}	V _{CC} to Reset Delay	V _{CC} falling at 1mV/μs		20		μs
RESET						
V _{OL}	RESET	V _{CC} > 1.0V, I _{SINK} = 50μA			0.3	V
		V _{CC} > 1.2V, I _{SINK} = 100μA			0.3	
		V _{CC} > 2.25V, I _{SINK} = 900μA			0.3	
		V _{CC} > 2.7V, I _{SINK} = 1.2mA			0.3	
		V _{CC} > 4.5V, I _{SINK} = 3.2mA			0.4	
V _{OH}	RESET	V _{CC} > 2.25V, I _{SOURCE} = 300μA	0.8 V _{CC}			
		V _{CC} > 2.7V, I _{SOURCE} = 500μA	0.8 V _{CC}			
		V _{CC} > 4.5V, I _{SOURCE} = 800μA	V _{CC} - 1.5V			
WDI						
WDI	Watchdog Input Current		-1		+1	μA
WDI _T	Watchdog Input Threshold		0.2•V _{CC}	1.225	0.8•V _{CC}	V
t _{WD}	Watchdog Timeout Period	Watchdog Timeout Period = E, F, G, H Watchdog Timeout Period = J, K, L, M Watchdog Timeout Period = N, P, Q, R Watchdog Timeout Period = S, T, U, V	4.3 71 1120 17900	6.2 102 1600 25600	9.3 153 2400 38400	ms
PFI/MR						
V _{PFT}	PFI Input Threshold		1.200	1.225	1.250	V
V _{MRT}	MR Input Threshold	MR, Low			0.8	V
		MR, High	2.0			
V _{PFTH} / V _{MRT H}	PFI/MR Threshold Hysteresis	PFI/MR falling: V _{CC} = V _{RST MAX} to 5.5V		0.0032•V _{RST}		mV
I _{PFI}	Input Current (PFI only)		-75		75	nA

Symbol	Parameter	Conditions	Min	Typ	Max	Units
R _{MR}	MR Pull-up Resistance		35	56	75	kΩ
t _{MD}	MR to Reset Delay			12		μS
t _{MR}	MR Pulse Width		25			μS
PFO, WDO						
V _{OL}	PFO, WDO Output Voltage	V _{CC} > 2.25V, I _{SINK} = 900μA			0.3	V
		V _{CC} > 2.7V, I _{SINK} = 1.2mA			0.3	
		V _{CC} > 4.5V, I _{SINK} = 3.2mA			0.4	
V _{OH}	V _{CC} > 2.25V, I _{SOURCE} = 300μA	0.8 V _{CC}				
	V _{CC} > 2.7V, I _{SOURCE} = 500μA	0.8 V _{CC}				
	V _{CC} > 4.5V, I _{SOURCE} = 800μA	V _{CC} – 1.5V				
LLO OUTPUT						
V _{LLOT}	LLO Output Threshold (V _{LLO} – V _{RST} , V _{CC} falling)		1.01•V _{RST}	1.02•V _{RST}	1.03•V _{RST}	V
V _{LLOTH}	Low-Line Comparator Hysteresis			0.0032•V _{RST}		mV
t _{CD}	Low-Line Comparator Delay	V _{CC} falling at 1mV/μs		20		μs

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. **Operating Ratings** indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed conditions.

Note 2: The Human Body model is a 100 pF capacitor discharged through a 1.5 k Ω resistor into each pin. The machine model is a 200pF capacitor discharged directly into each pin.


Note 3: The maximum allowable power dissipation is a function of the maximum junction temperature, $T_J(MAX)$, the junction-to-ambient thermal resistance, θ_{JA} , and the ambient temperature, T_A . The maximum allowable power dissipation at any ambient temperature is calculated using:

$$P(MAX) = \frac{T_J(MAX) - T_A}{\theta_{JA}}$$

Where the value of θ_{JA} for the micro SMD package is 220°C/W.


Typical Performance Characteristics

Supply Current vs Supply Voltage




20011915

3.3V Supply Current vs Temperature




20011911

Normalized Reset Threshold Voltage vs Temperature




20011912

Reset Timeout Period vs V_{CC}




20011932

Reset Timeout Period vs Temperature




20011910

Max. Transient Duration vs Reset Comparator Overdrive
($V_{CC} = 3.3V$)



20011916



20011913

Circuit Information

RESET OUTPUT

The Reset input of a μP initializes the device into a known state. The LM3712 microprocessor supervisory circuits assert a forced reset output to prevent code execution errors during power-up, power-down, and brownout conditions.

\overline{RESET} is guaranteed valid for $V_{CC} > 1V$. Once V_{CC} exceeds the reset threshold, an internal timer maintains the output for the reset timeout period. After this interval, reset goes high. The LM3712 offers an active-low \overline{RESET} .

Any time V_{CC} drops below the reset threshold (such as during a brownout), the reset activates. When V_{CC} again rises above the reset threshold, the internal timer starts. Reset holds until V_{CC} exceeds the reset threshold for longer than the reset timeout period. After this time, reset releases.

The Manual Reset input (\overline{MR}) will initiate a forced reset also. See the *Manual Reset Input* section.

RESET THRESHOLD

The LM3712 family is available with a reset voltage of 3.08V. Other reset thresholds in the 2.20V to 5.0V range, in steps of 10 mV, are available; contact National Semiconductor for details.

MANUAL RESET INPUT (\overline{MR})

Many μP -based products require a manual reset capability, allowing the operator to initiate a reset. The \overline{MR} input is fully debounced and provides an internal 56 k Ω pull-up. When the \overline{MR} input is pulled below V_{MRT} (1.225V) for more than 25 μs , reset is asserted after a typical delay of 12 μs . Reset remains active as long as \overline{MR} is held low, and releases after the reset timeout period expires after \overline{MR} rises above V_{MRT} . Use \overline{MR} with digital logic to assert or to daisy chain supervisory circuits. It may be used as another low-line comparator by adding a buffer.

POWER-FAIL COMPARATOR (PFI/ \overline{PFO})

The PFI is compared to a 1.225V internal reference, V_{PFT} . If PFI is less than V_{PFT} , the Power Fail Output \overline{PFO} drops low. The power-fail comparator signals a falling power supply, and is driven typically by an external voltage divider that senses either the unregulated supply or another system supply voltage. The voltage divider generally is chosen so the voltage at PFI drops below V_{PFT} several milliseconds before the main

supply voltage drops below the reset threshold, providing advanced warning of a brownout.

The voltage threshold is set by R_1 and R_2 and is calculated as follows:

$$V_{PFT} = \left(\frac{R_1 + R_2}{R_2} \right) \times 1.225V$$

Note this comparator is completely separate from the rest of the circuitry, and may be employed for other functions as needed.

WATCHDOG TIMER INPUT (WDI)

The watchdog timer input monitors one of the microprocessor's output lines for activity. Each time a transition occurs on this monitored line, the watchdog counter is reset. However, if no transition occurs and the timeout period is reached, the LM3712 assumes that the microprocessor has locked up and the watchdog output \overline{WDO} is activated.

WDI is a high impedance input. \overline{WDO} is an active-low totem pole output.

SPECIAL PRECAUTIONS FOR THE micro SMD PACKAGE

As with most integrated circuits, the LM3712 is sensitive to exposure from visible and infrared (IR) light radiation. Unlike a plastic encapsulated IC, the micro SMD package has very limited shielding from light, and some sensitivity to light reflected from the surface of the PC board or long wavelength IR entering the die from the side may be experienced. This light could have an unpredictable affect on the electrical performance of the IC. Care should be taken to shield the device from direct exposure to bright visible or IR light during operation.

micro SMD MOUNTING

The micro SMD package requires specific mounting techniques which are detailed in National Semiconductor Application Note AN-1112. Referring to the section **Surface Mount Technology (SMT) Assembly Considerations**, it should be noted that the pad style which must be used with the 9-pin package is the NSMD (non-solder mask defined) type.

For best results during assembly, alignment ordinals on the PC board may be used to facilitate placement of the micro SMD device.

Timing Diagrams




FIGURE 1. LM3712 Reset Time with \overline{MR}






FIGURE 2. PFI Comparator Timing Diagram

Typical Application Circuits



20011918


FIGURE 3. Monitoring Two Critical Supplies Plus Dataline




20011919

FIGURE 4. Monitoring Two Supplies plus Manual Reset And Dataline

Physical Dimensions inches (millimeters) unless otherwise noted



BPA09XXX (Rev E)



NOTES: UNLESS OTHERWISE SPECIFIED

1. EPOXY COATING
2. 63Sn/37Pb EUTECTIC BUMP
3. RECOMMEND NON-SOLDER MASK DEFINED LANDING PAD.
4. PIN 1 IS ESTABLISHED BY LOWER LEFT CORNER WITH RESPECT TO TEXT ORIENTATION. REMAINING PINS ARE NUMBERED COUNTER CLOCK-WISE.
5. XXX IN DRAWING NUMBER REPRESENTS PACKAGE SIZE VARIATION WHERE X1 IS PACKAGE WIDTH, X2 IS PACKAGE LENGTH AND X3 IS PACKAGE HEIGHT.
6. NO JEDEC REGISTRATION AS OF AUG. 1999.

Notes

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Products		Design Support	
Amplifiers	www.national.com/amplifiers	WEBENCH	www.national.com/webench
Audio	www.national.com/audio	Analog University	www.national.com/AU
Clock Conditioners	www.national.com/timing	App Notes	www.national.com/appnotes
Data Converters	www.national.com/adac	Distributors	www.national.com/contacts
Displays	www.national.com/displays	Green Compliance	www.national.com/quality/green
Ethernet	www.national.com/ethernet	Packaging	www.national.com/packaging
Interface	www.national.com/interface	Quality and Reliability	www.national.com/quality
LVDS	www.national.com/lvds	Reference Designs	www.national.com/refdesigns
Power Management	www.national.com/power	Feedback	www.national.com/feedback
Switching Regulators	www.national.com/switchers		
LDOs	www.national.com/ldo		
LED Lighting	www.national.com/led		
PowerWise	www.national.com/powerwise		
Serial Digital Interface (SDI)	www.national.com/sdi		
Temperature Sensors	www.national.com/tempsensors		
Wireless (PLL/VCO)	www.national.com/wireless		

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2008 National Semiconductor Corporation

For the most current product information visit us at www.national.com



**National Semiconductor
Americas Technical
Support Center**
Email: support@nsc.com
Tel: 1-800-272-9959

**National Semiconductor Europe
Technical Support Center**
Email: europe.support@nsc.com
German Tel: +49 (0) 180 5010 771
English Tel: +44 (0) 870 850 4288

**National Semiconductor Asia
Pacific Technical Support Center**
Email: ap.support@nsc.com

**National Semiconductor Japan
Technical Support Center**
Email: jpn.feedback@nsc.com