

LM2755 Charge Pump LED Controller with I2C Compatible Interface in Micro SMD

General Description

The LM2755 is a charge-pump-based, constant current LED driver capable of driving 3 LEDs with a total output current up to 90mA. The diode current waveforms of each LED can be trapezoidal with timing and level parameters (rise time, fall time, high level, low level, delay, high time, low time) programmed via an I²C compatible interface. The 32 brightness levels found on the LM2755 are exponentially spaced (as opposed to linearly spaced) to better match the response of the human eye to changing brightness levels.

The device requires only four small and low-cost ceramic capacitors. The LM2755 provides excellent efficiency without the use of an inductor by operating the charge pump in a gain of 3/2 or in a gain of 1. Maximum efficiency is achieved over the input voltage range by actively selecting the proper gain based on the LED forward voltage requirements.

The pre-regulation scheme used by the LM2755 is optimized to ensure low conducted noise on the input. An internal soft-start circuitry eliminates high inrush current at start-up. The LM2755 consumes 3µA (typ.) of supply current in shut-down. The LM2755 is available in National's tiny 18-bump thin micro SMD package.

Features

- 90% Peak Efficiency
- Total solution size < 13mm²
- No Inductor Required: Only 4 Inexpensive Ceramic Caps
- 3 Independently Controlled Constant Current Outputs
- Programmable Trapezoidal Dimming Waveform on Each Output
- Programmable Timing Control Via Internal Registers and External Clock Synchronization Input
- 32 Exponential Dimming Steps with 800:1 Dimming Ratio
- Programmable brightness control via I²C compatible interface
- Hardware Enable Pin
- Wide input voltage range: 2.7V to 5.5V
- Tiny 18-bump thin micro SMD: 1.8mm x 1.6mm x 0.6mm

Applications

- Indicator LEDs
- Keypad LED Backlight
- Display LED Backlight
- Fun-light LEDs





Minimum Solution Size

Connection Diagram



Note: The actual physical placement of the package marking will vary from part to part. The package marking "XX" designates the date code. "YY" is a NSC internal code for die traceability. Both will vary considerably. "♦D32" identifies the device (part number, option, etc.). "♦" indicates the A1 bump location.

20180902

Pin Descriptions

Pin #s	Pin Names	Pin Descriptions	
A1	ID1	LED Driver 1	
A3	ID2	LED Driver 2	
A5	ID3	LED Driver 3	
A7	SYNC	External clock synchronization input	
B2	ISET	LED Driver Current Set Pin	
B4	HWEN	Hardware EN Pin. Low '0' = RESET, High '1' = Normal Operation	
B6	SDIO	Serial data Input/Output pin	
C1	VIN	Input Voltage Connection	
C3	GND	Ground Connection.	
C5	VIO	Serial Bus Voltage Level Input	
C7	SCL	Serial Clock Pin	
D2	P _{OUT}	Charge Pump Output	
D4	C2-	Flying Capacitor Connect	
D6	GND	Ground connection	
E1	C1+	Flying Capacitor Connect	
E3	C2+	Flying Capacitor Connect	
E5	C1-	Flying Capacitor Connect	
E7	ADDR	Chip Address Select Input. VIN = 0x67. Ground = 0x18.	

Ordering Information

Order Information	Package	Supplied As
LM2755TM	TMD18AAA,	250 Units, Tape & Reel
LM2755TMX	µSMD-18	3000 Units, Tape & Reel

Absolute Maximum Ratings (Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

V _{IN} pin voltage	-0.3V to 6.0V
SCL, SDIO, VIO,	-0.3V to (V _{IN} +0.3V)
ADDR, SYNC pin voltages	w/ 6.0V max
I _{Dx} Pin Voltages	-0.3V to (V _{POUT} +0.3V)
	w/ 6.0V max
Continuous Power Dissipation (Note 3)	Internally Limited
Junction Temperature (T _{J-MAX})	150°C
Storage Temperature Range	-65°C to +150°C
Maximum Lead Temperature (Soldering)	(Note 4)
ESD Rating(Note)	
Human Body Model	2.5KV

Operating Rating

Thermal Properties

Juntion-to-Ambient Thermal Resistance (θ_{JA}), TMD18AAA Package (Note 7)

56°C/W

ESD Caution Notice National Semiconductor recommends that all integrated circuits be handled with appropriate ESD precautions. Failure to observe proper ESD handling techniques can result in damage to the device.

Electrical Characteristics (Notes 2, 8)

Limits in standard typeface are for $T_J = 25^{\circ}$ C, and limits in boldface type apply over the full operating temperature range. Unless otherwise specified: $V_{IN} = 3.6$ V; $V_{D1} = 0.4$ V; $V_{D2} = 0.4$ V; $V_{D3} = 0.4$ V; $R_{SET} = 12.5$ k Ω ; D1, D2, and D3 = Fullscale Current; EN1, EN2, and EN3 Bits = "1"; CLK bit = '0'; C1=C2= 0.47\muF, $C_{IN}=C_{OUT}= 1\mu$ F; Specifications related to output current(s) and current setting pins (I_{Dx} and I_{SET}) apply to D1, D2 and D3. (Note 9)

Symbol	Parameter	Condition		Min	Тур	Max	Units
I _{Dx}	Output Current Regulation	$3.0V \le V_{IN} \le 5.5V$		18.7	20.7	22.7	mA
I _{MATCH}	Output Current Matching	$3.0V \leq V_{\rm IN} \leq 5.5V$ (Note 10)			1		%
Ι _Q	Quiescent Supply Current	Gain = 3/2 D ₁₋₃ = OPEN, R _{SET} = OF	PEN		1.0	1.3	mA
I _{SD}	Shutdown Supply Current	3.0V ≤ V _{IN} ≤ 5.5V EN1 = EN2 = EN3 = 0			5	9.5	μA
V _{SET}	I _{SET} Pin Voltage	$3.0V \le V_{IN} \le 5.5V$			1.25		V
I _{DX} / I _{SET}	Output Current to Current Set Ratio	(Note 11)			200		
V _{DxTH}	V _{Dx} 1x to 3/2x Gain Transition Threshold	V_{D1} and/or V_{D2} and/or V_{D3} Falling			350		mV
V _{HR}	Current Source Headroom Voltage Requirement (Note 12)	$I_{Dx} = 95\% \times I_{Dx} \text{ (nom.)}$ $(I_{Dx} \text{ (nom)} \approx 20\text{mA})$ Gain = 3/2			200		mV
f _{sw}	Switching Frequency			0.975	1.25	1.525	MHz
t _{START}	Start-up Time	P _{OUT} = 90% steady state			300		μs
f _{PWM}	Internal Diode Current PWM Frequency				20		kHz
f _{SYNC}	Maximum External Sync Frequency				1.0		MHz
V _{HWEN}	HWEN Voltage Thresholds	$2.7V \le V_{IN} \le 5.5V$	Reset Normal Operation	0 1.23		0.5 VIN	v
I ² C Compa	tible Interface Voltage Specificatio	ns (SCL, SDIO, VIO)	`				
V _{IO}	Serial Bus Voltage Level	$2.7V \le V_{IN} \le 5.5V$ (Note	13)	1.44		V _{IN}	v
V _{IL}	Input Logic Low "0"	$2.7V \le V_{\rm IN} \le 5.5V$, VIO = 3.0V		0		0.35 × V _{IO}	V
V _{IH}	Input Logic High "1"	$2.7V \le V_{\rm IN} \le 5.5V, VIO = 3.0V$		0.65 × V _{IO}		V _{IO}	V
V _{OL}	Output Logic Low "0"	I _{LOAD} = 3mA 400		mV			
I ² C Compa	I ² C Compatible Interface Timing Specifications (SCL, SDIO, VIO)(Note 14)						

M2755

Symbol	Parameter	Condition	Min	Тур	Max	Units
t ₁	SCL (Clock Period)		2.5			μs
t ₂	Data In Setup Time to SCL High		100			ns
t ₃	Data Out stable After SCL Low		0			ns
t ₄	SDIO Low Setup Time to SCL Low (Start)		100			ns
t ₅	SDIO High Hold Time After SCL High (Stop)		100			ns



Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the Electrical Characteristics tables.

Note 2: All voltages are with respect to the potential at the GND pin.

Note 3: Internal thermal shutdown circuitry protects the device from permanent damage. Thermal shutdown engages at $T_J = 160^{\circ}C$ (typ.) and disengages at $T_J = 155^{\circ}C$ (typ.).

Note 4: For detailed soldering specifications and information, please refer to National Semiconductor Application Note 1112: Micro SMD Wafer Level Chip Scale Package (AN-1112).

Note 5: The human body model is a 100pF capacitor discharged through a 1.5kΩ resistor into each pin. (MIL-STD-883 3015.7)

Note 6: In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (T_{A-MAX}) is dependent on the maximum operating junction temperature ($T_{J-MAX-OP} = 105^{\circ}C$), the maximum power dissipation of the device in the application (P_{D-MAX}), and the junction-to ambient thermal resistance of the part/package in the application (θ_{JA}), as given by the following equation: $T_{A-MAX} = T_{J-MAX-OP} - (\theta_{JA} \times P_{D-MAX})$.

Note 7: Junction-to-ambient thermal resistance is highly dependent on application and board layout. In applications where high maximum power dissipation exists, special care must be paid to thermal dissipation issues in board design. For more information, please refer to National Semiconductor Application Note 1112: Micro SMD Wafer Level Chip Scale Package (AN-1112).

Note 8: Min and Max limits are guaranteed by design, test, or statistical analysis. Typical numbers are not guaranteed, but do represent the most likely norm. Note 9: C_{IN}, C_{POUT}, C₁, and C₂: Low-ESR Surface-Mount Ceramic Capacitors (MLCCs) used in setting electrical characteristics

Note 10: For the current sinks on a part, the following are determined: the maximum sink current in the group (MAX), the minimum sink current in the group (MIN), and the average sink current of the group (AVG). Two matching numbers are calculated: (MAX-AVG)/AVG and (AVG-MIN)/AVG. The larger number of the two (worst case) is considered the matching figure. The typical specification provided is the most likely norm of the matching figure for all parts

Note 11: The maximum total output current for the LM2755 should be limited to 90mA. The total output current can be split among any of the three banks ($I_{D1} = I_{D2} = I_{D3} = 30$ mA Max.). Under maximum output current conditions, special attention must be given to input voltage and LED forward voltage to ensure proper current regulation. See the Maximum Output Current section of the datasheet for more information.

Note 12: For each I_{Dx} output pin, headroom voltage is the voltage across the internal current sink connected to that pin. For V_{HR} = V_{OUT} -V_{Dxx}. If headroom voltage requirement is not met, LED current regulation will be compromised.

Note 13: SCL and SDIO signals are referenced to VIO and GND for minimum VIO voltage testing.

Note 14: SCL and SDIO should be glitch-free in order for proper brightness control to be realized.

LM2755

 $\begin{array}{l} \textbf{Typical Performance Characteristics} \\ V_{D1} = V_{D2} = V_{D3} = 3.6V; \ \textbf{R}_{\text{SET}} = 12.5 \text{k} \Omega; \ \textbf{C}_1 = \textbf{C}_2 = 0.47 \mu \text{F}, \ \textbf{C}_{\text{IN}} = \textbf{C}_{\text{VOUT}} = 1 \mu \text{F}; \ \textbf{ENA} = \textbf{ENB} = \textbf{ENC} = '1'. \end{array}$

LED Drive Efficiency vs Input Voltage



Current Matching vs Input Voltage 3 LEDs









Diode Current vs Input Voltage



20180909

Diode Current vs Brightness Code









Block Diagram



Circuit Components

CHARGE PUMP

The input to the 3/2x - 1x charge pump is connected to the V_{IN} pin, and the regulated output of the charge pump is connected to the V_{OUT} pin. The recommended input voltage range of the LM2755 is 3.0V to 5.5V. The device's regulated charge pump has both open loop and closed loop modes of operation. When the device is in open loop, the voltage at V_{OUT} is equal to the gain times the voltage at the input. When the device is in closed loop, the voltage at V_{OUT} is regulated to 4.6V (typ.). The charge pump gain transitions are actively selected to maintain regulation based on LED forward voltage and load requirements. This allows the charge pump to stay in the most efficient gain (1x) over as much of the input voltage range as possible, reducing the power consumed from the battery.

LED FORWARD VOLTAGE MONITORING

The LM2755 has the ability to switch converter gains (1x or 3/2x) based on the forward voltage of the LED load. This ability to switch gains maximizes efficiency for a given load. Forward voltage monitoring occurs on all diode pins. At higher input voltages, the LM2755 will operate in pass mode, allowing the POUT voltage to track the input voltage. As the input voltage drops, the voltage on the Dx pins will also drop ($V_{DX} = V_{POUT} - V_{LEDx}$). Once any of the active Dx pins reaches a voltage approximately equal to 350mV, the charge pump will then switch to the gain of 3/2. This switchover ensures that the current through the LEDs never becomes pinched off due to a lack of headroom on the current sources.

Only active Dx pins will be monitored. For example, if only D1 is enabled, the LEDs connected to D2 and D3 will not affect the gain transition point. If all Dx pins are enabled, all diodes

will be monitored, and the gain transition will be based upon the diode with the highest forward voltage.

HWEN PIN

The LM2755 has a hardware enable/reset pin (HWEN) that allows the device to be disabled by an external controller without requiring an I²C write command. Under normal operation, the HWEN pin should be held high (logic '1') to prevent an unwanted reset. When the HWEN is driven low (logic '0'), all internal control registers reset to the default states and the part becomes disabled. Please see the *Electrical Characteristics* section of the datasheet for required voltage thresholds.

SYNC PIN

The SYNC pin allows the LM2755 to use an external clock to generate the timing within. This allows the LM2755's currentsinks to pulse-width modulate (PWM) and transition at a user controlled frequency. The PWM frequency and the step-time increment can be set by feeding a clock signal into the sync pin and enabling bit '6' in the general purpose register (See the I2C Compatible Interface section for more details.). The maximum frequency allowed to ensure current level accuracy is 1MHz. This external clock is divided down by 32x to create the minimum time-step and PWM frequency. For a 1MHz external clock, the PWM frequency becomes 31.25KHz and the minimum step time becomes 32 µseconds. If not used, it is recommended that the SYNC pin be tied to ground.

ADDR PIN

The ADDR pin allows the user to chose between two different I2C chip addresses for the LM2755. Tying the ADDR pin high sets the chip address to hex 67 (0x67 or 67h), while tying the ADDR pin low sets the chip address to hex 18(0x18 or 18h). This feature allows multiple LM2755's to be used within a system in addition to providing flexibility in the event another

LM2755

7

chip in the system has a chip address similar to the default LM2755 address (0x18).

I²C COMPATIBLE INTERFACE

DATA VALIDITY

The data on SDIO line must be stable during the HIGH period of the clock signal (SCL). In other words, state of the data line can only be changed when CLK is LOW.



FIGURE 1. Data Validity Diagram

A pull-up resistor between VIO and SDIO must be greater than [($VIO-V_{OL}$)/3mA] to meet the V_{OL} requirement on SDIO. Using a larger pull-up resistor results in lower switching current with slower edges, while using a smaller pull-up results in higher switching currents with faster edges.

START AND STOP CONDITIONS

START and STOP conditions classify the beginning and the end of the I²C session. A START condition is defined as SDIO signal transitioning from HIGH to LOW while SCL line is HIGH. A STOP condition is defined as the SDIO transitioning from LOW to HIGH while SCL is HIGH. The I²C master always generates START and STOP conditions. The I²C bus is considered to be busy after a START condition and free after a STOP condition. During data transmission, the I²C master can generate repeated START conditions. First START and repeated START conditions are equivalent, function-wise. The data on SDIO line must be stable during the HIGH period of the clock signal (SCL). In other words, the state of the data line can only be changed when CLK is LOW.



FIGURE 2. Start and Stop Conditions

TRANSFERING DATA

Every byte put on the SDIO line must be eight bits long, with the most significant bit (MSB) being transferred first. Each byte of data has to be followed by an acknowledge bit. The acknowledge related clock pulse is generated by the master. The master releases the SDIO line (HIGH) during the acknowledge clock pulse. The LM2755 pulls down the SDIO line during the 9th clock pulse, signifying an acknowledge. The LM2755 generates an acknowledge after each byte has been received.

After the START condition, the I²C master sends a chip address. This address is seven bits long followed by an eighth bit which is a data direction bit (R/W). The LM2755 address is 18h is ADR is tied low and 67h if ADR is tied high . For the eighth bit, a "0" indicates a WRITE and a "1" indicates a READ. The second byte selects the register to which the data will be written. The third byte contains data to write to the selected register.





FIGURE 4.

INTERNAL REGISTERS OF LM2755

Register Name	Internal Hex	Power On Value	
	Address		
General Purpose	x10	0000 0000	
Time Step	x20	1000 1000	
D1 High Level	xA9	1110 0000	
D1 Low Level	xA8	1110 0000	
D1 Delay: t _{delay}	xA1	0000 0000	
D1 Ramp-Up Step Time: t _{rise}	xA5	0000 0000	
D1 Time High: t _{high}	xA3	0000 0000	
D1 Ramp-Down Step Time: t _{fall}	xA4	0000 0000	
D1 Timing: t _{low}	xA2	0000 0000	
D2 High Level	xB9	1110 0000	
D2 Low Level	xB8	1110 0000	
D2 Delay: tdelay	xB1	0000 0000	
D2 Ramp-Up Step Time: t _{rise}	xB5	0000 0000	
D2 Time High: t _{high}	xB3	0000 0000	
D2 Ramp-Down Step Time: t _{fall}	xB4	0000 0000	
D2 Timing: t _{low}	xB2	0000 0000	
D3 High Level	xC9	1110 0000	
D3 Low Level	xC8	1110 0000	
D3 Delay: tdelay	xC1	0000 0000	
D3 Ramp-Up Step Time: t _{rise}	xC5	0000 0000	
D3 Time High: t _{high}	xC3	0000 0000	
D3 Ramp-Down Step Time: t _{fall}	xC4	0000 0000	
D3 Timing: t _{low}	xC2	0000 0000	

General Purpose Register Description

- Bit 0: enable output D1 with high current level.
- Bit 1: enable output D2 with high current level.
- Bit 2: enable output D3 with high current level.
- Bit 3: enable dimming waveform on output D1.
- Bit 4: enable dimming waveform on output D2.
- Bit 5: enable dimming waveform on output D3.
- Bit 6: enable external clock. '1' = External Clock Sync, '0' = Internal Clock Used
- Bit 7: If Bit 7 = 0 the charge pump is powered on before any dimming waveform is enabled. If Bit7 = 1 the dimming waveform can be enabled before charge pump is powered on.

Application Information

SETTING FULL-SCALE LED CURRENT

The current through the LEDs connected to D1, D2 and D3 can be set to a desired level simply by connecting an appropriately sized resistor (R_{SET}) between the I_{SET} pin of the LM2755 and GND. The LED currents are proportional to the current that flows through the I_{SET} pin and are a factor of 200 times greater than the I_{SET} currents. The feedback loop of the internal amplifier sets the voltage of the I_{SET} pin to 1.25V (typ.). The statement above is simplified in the equation below:

$$I_{Dx (Full-Scale)} = 200 \times (V_{ISET} / R_{SET})$$

Please refer to the I²C Compatible Interface section of this datasheet for detailed instructions on how to adjust the brightness control registers.

BRIGHTNESS LEVEL CONTROL

Once the desired R_{SET} value has been chosen, the LM2755 has the ability to internally dim the LEDs by modulating the currents with an internally set 20kHz PWM signal. The PWM duty cycle percentage is independently set for each LED through the I²C compatible interface. The 32 brightness levels follow a exponentially increasing pattern rather than a linearly increasing one in order to better match the human eyes response to changing brightness. The brightness level response is modeled in the following equations.:

$$\begin{split} I_{\text{Dx LOW}} &= (0.9)^{(31\text{-}n_{\text{LOW}})} \times I_{\text{Dx Fullscale}} \\ I_{\text{Dx HIGH}} &= (0.9)^{(31\text{-}n_{\text{HIGH}})} \times I_{\text{Dx Fullscale}} \end{split}$$

 n_{HIGH} and n_{LOW} are numbers between 0 and 31 stored in the brightness level registers. When the waveform enable bits are set to '1', n_{HIGH} and n_{LOW} are the brightness level boundries. These equations apply to all Dx outputs and their corresponding registers. A '0' code in the brightness control register sets the current to an "off-state" (0mA).

TIME STEP CONTROL

Bit 0-Bit 2: The value of the 3 bits is equal to N, which is used in the timing control equations. $0 \le N \le 7$. The minimum internal time step (N=0) is 50µs. Setting the time-step to N=7 results in a maximum time step of 12.8msec.

 $T_{STEP} = 50 \mu sec \times 2^{(N+1)}$ if the internal clock is used.

 T_{STEP} = 2(N+1) \times (32 \div f_{SYNC}) if the external clock on the SYNC pin is used.

Bit 3-Bit 7: Not used

DELAY CONTROL

The LM2755 allows the programmed current waveform on each diode pin to independantly start with a delay upon enabling the waveform dimming bits in the general purpose register. There are 256 delay levels available. The delay time is set by the following equation:

$$\label{eq:tdelay} \begin{split} t_{delay} = T_{STEP} \times n_{delay} \\ n_{delay} \text{ is stored in the } Dx \text{ delay registers and } N \text{ is stored in the } \\ Time \text{ Step Control register.} \end{split}$$

By default, $n_{delay} = 0$ with a range of $0 \le n_{delay} \le 255$.

TIMING CONTROL

 $T_{PWM\ INTERNAL}$ =50µs, N is a value stored in the Time Step register, and $n_{Trise}\ n_{Tfall},\ n_{Thigh},\ n_{Tlow}$ are numbers between 0 and 255, stored in the timing control registers. The durations of the rise, high, fall and low times are given by:

$$t_{rise/fall Total} = T_{STEP} x (n_{high} - n_{low}) x n_{Trise/fall}$$

where $0 \le n_{\text{Trise/fall}} \le 255$

 $t_{rise \text{ or fall Total}} = 50 \mu s x (n_{high}-n_{low}) \text{ when } n_{Trise/fall} = 0$

$$\label{eq:thighor} \begin{split} t_{\text{high or low}} &= T_{\text{STEP}} \times (n_{\text{high/low}} + 1) \\ \text{where } 0 \leq n_{\text{Thigh/low}} \leq 255 \end{split}$$

SYNC PIN TIMING CONTROL

It is possible to replace the internal clock with an external one placed on the external SYNC pin. Writing a '1' to bit6 in the general purpose register switches the system clock from being internally generated to externally generated. The period of the PWM modulating signal becomes:

$$f_{PWM} = f_{SYNC} / 32$$

The maximum recommended SYNC frequency is 1MHz. This frequency yields a PWM frequency of 31.25KHz and the minimum step time of 32 μ sec.

MAXIMUM OUTPUT CURRENT, MAXIMUM LED VOLTAGE, MINIMUM INPUT VOLTAGE

The LM2755 can drive 8 LEDs at 22.5mA each (GroupA, GroupB, GroupC) from an input voltage as low as 3.2V, so long as the LEDs have a forward voltage of 3.6V or less (room temperature).

The statement above is a simple example of the LED drive capability of the LM2755. The statement contains the key application parameters that are required to validate an LED-drive design using the LM2755: LED current (I_{LEDx}), number of active LEDs (N_x), LED forward voltage (V_{LED}), and minimum input voltage (V_{IN-MIN}).

The equation below can be used to estimate the maximum output current capability of the LM2755:

$$\begin{split} I_{\text{LED}_{\text{MAX}}} &= \left[(1.5 \text{ x } V_{\text{IN}}) - V_{\text{LED}} - (I_{\text{ADDITIONAL}} \times R_{\text{OUT}}) \right] \div \\ & \left[(N_{\text{x}} \text{ x } R_{\text{OUT}}) + k_{\text{HRx}} \right] (\text{eq. 1}) \\ I_{\text{LED}_{\text{MAX}}} &= \left[(1.5 \text{ x } V_{\text{IN}}) - V_{\text{LED}} - (I_{\text{ADDITIONAL}} \times 2.4\Omega) \right] \div \\ & \left[(N_{\text{x}} \text{ x } 2.4\Omega) + k_{\text{HRx}} \right] \end{split}$$

I_{ADDITIONAL} is the additional current that could be delivered to the other LED Groups.

 \mathbf{R}_{OUT} – Output resistance. This parameter models the internal losses of the charge pump that result in voltage droop at the pump output V_{OUT}. Since the magnitude of the voltage droop is proportional to the total output current of the charge pump, the loss parameter is modeled as a resistance. The output resistance of the LM2755 is typically 2.4 Ω (V_{IN} = 3.6V, T_A = 25°C). In equation form:

$$V_{VOUT} = (1.5 \times V_{IN}) - [(I_{LED1} + I_{LED2} + I_{LED3}) \times R_{OUT}]$$
 (eq. 2)

 ${\bf k}_{\rm HR}$ – Headroom constant. This parameter models the minimum voltage required to be present across the current sinks for them to regulate properly. This minimum voltage is proportional to the programmed LED current, so the constant has units of mV/mA. The typical ${\bf k}_{\rm HR}$ of the LM2755 is 3.25mV/mA. In equation form:

$$(V_{VOUT} - V_{LEDx}) > k_{HRx} \times I_{LEDx}$$
 (eq. 3)
Typical Headroom Constant Values
 $k_{HR1} = k_{HR2} = k_{HR3} = 10 \text{ mV/mA}$

The "I_{LED-MAX}" equation (eq. 1) is obtained from combining the R_{OUT} equation (eq. 2) with the k_{HRx} equation (eq. 3) and solving for I_{LEDx}. Maximum LED current is highly dependent on minimum input voltage and LED forward voltage. Output current capability can be increased by raising the minimum input voltage of the application, or by selecting an LED with a lower forward voltage. Excessive power dissipation may also limit output current capability of an application.

Total Output Current Capability

The maximum output current that can be drawn from the LM2755 is 90mA. Each driver Group has a maximum allotted current per Dx sink that must not be exceeded.

DRIVER TYPE	MAXIMUM Dx CURRENT
Dx	30mA per Dx Pin

The 90mA load can be distributed in many different configurations. Special care must be taken when running the LM2755 at the maximum output current to ensure proper functionality.

POWER EFFICIENCY

Efficiency of LED drivers is commonly taken to be the ratio of power consumed by the LEDs (P_{LED}) to the power drawn at the input of the part (P_{IN}). With a $3/2 \times -1 \times$ charge pump, the input current is equal to the charge pump gain times the output current (total LED current). The efficiency of the LM2755 can be predicted as follow:

$$\begin{split} \mathsf{P}_{\mathsf{LEDTOTAL}} &= (\mathsf{V}_{\mathsf{LEDA}} \times \mathsf{N}_{\mathsf{A}} \times \mathsf{I}_{\mathsf{LEDA}}) + \\ (\mathsf{V}_{\mathsf{LEDB}} \times \mathsf{N}_{\mathsf{B}} \times \mathsf{I}_{\mathsf{LEDB}}) + (\mathsf{V}_{\mathsf{LEDC}} \times \mathsf{I}_{\mathsf{LEDC}}) \\ \mathsf{P}_{\mathsf{IN}} &= \mathsf{V}_{\mathsf{IN}} \times \mathsf{I}_{\mathsf{IN}} \\ \mathsf{P}_{\mathsf{IN}} &= \mathsf{V}_{\mathsf{IN}} \times (\mathsf{GAIN} \times \mathsf{I}_{\mathsf{LEDTOTAL}} + \mathsf{I}_{\mathsf{Q}}) \\ \mathsf{E} &= (\mathsf{P}_{\mathsf{LEDTOTAL}} \div \mathsf{P}_{\mathsf{IN}}) \end{split}$$

The LED voltage is the main contributor to the charge-pump gain selection process. Use of low forward-voltage LEDs (3.0V- to 3.5V) will allow the LM2755 to stay in the gain of $1 \times$ for a higher percentage of the lithium-ion battery voltage range when compared to the use of higher forward voltage LEDs (3.5V to 4.0V). See the *LED Forward Voltage Monitor-ing* section of this datasheet for a more detailed description of the gain selection and transition process.

For an advanced analysis, it is recommended that power consumed by the circuit ($V_{|N} \times I_{|N}$) for a given load be evaluated rather than power efficiency.

POWER DISSIPATION

The power dissipation (P_{DISS}) and junction temperature (T_J) can be approximated with the equations below. P_{IN} is the power generated by the 3/2× - 1× charge pump, P_{LED} is the power consumed by the LEDs, T_A is the ambient temperature, and θ_{JA} is the junction-to-ambient thermal resistance for the µSMD 18-bump package. V_{IN} is the input voltage to the LM2755, V_{LED} is the nominal LED forward voltage, N is the number of LEDs and I_{LED} is the programmed LED current.

$$\mathsf{P}_{\mathsf{DISS}} = \mathsf{P}_{\mathsf{IN}} - \mathsf{P}_{\mathsf{LED1}} - \mathsf{P}_{\mathsf{LED2}} - \mathsf{P}_{\mathsf{LED3}}$$

$$\begin{split} P_{DISS} &= (GAIN \times V_{IN} \times I_{D1 \ + \ D2+ \ D3}) - (V_{LED1} \times I_{LED1}) - (V_{LED2} \times I_{LED1}) \\ &I_{LED2}) - (V_{LED3} \times I_{LED3}) \end{split}$$

$T_{J} = T_{A} + (P_{DISS} \times \theta_{JA})$

The junction temperature rating takes precedence over the ambient temperature rating. The LM2755 may be operated outside the ambient temperature rating, so long as the junction temperature of the device does not exceed the maximum operating rating of 105°C. The maximum ambient temperature rating must be derated in applications where high power dissipation and/or poor thermal resistance causes the junction temperature to exceed 105°C.

THERMAL PROTECTION

Internal thermal protection circuitry disables the LM2755 when the junction temperature exceeds 160°C (typ.). This feature protects the device from being damaged by high die temperatures that might otherwise result from excessive power dissipation. The device will recover and operate normally when the junction temperature falls below 155°C (typ.). It is important that the board layout provide good thermal conduction to keep the junction temperature within the specified operating ratings.

CAPACITOR SELECTION

The LM2755 requires 4 external capacitors for proper operation ($C_{IN} = C_{OUT} = 1\mu$ F, $C_1 = C_2 = 0.47\mu$ F). Surface-mount multi-layer ceramic capacitors are recommended. These capacitors are small, inexpensive and have very low equivalent series resistance (ESR <20m Ω typ.). Tantalum capacitors, OS-CON capacitors, and aluminum electrolytic capacitors are not recommended for use with the LM2755 due to their high ESR, as compared to ceramic capacitors.

For most applications, ceramic capacitors with X7R or X5R temperature characteristic are preferred for use with the LM2755. These capacitors have tight capacitance tolerance (as good as $\pm 10\%$) and hold their value over temperature (X7R: $\pm 15\%$ over -55°C to 125°C; X5R: $\pm 15\%$ over -55°C to 85°C).

Capacitors with Y5V or Z5U temperature characteristic are generally not recommended for use with the LM2755. Capacitors with these temperature characteristics typically have wide capacitance tolerance (+80%, -20%) and vary significantly over temperature (Y5V: +22%, -82% over -30°C to +85°C range; Z5U: +22%, -56% over +10°C to +85°C range). Under some conditions, a nominal 1 μ F Y5V or Z5U capacitor could have a capacitance of only 0.1 μ F. Such detrimental deviation is likely to cause Y5V and Z5U capacitors to fail to meet the minimum capacitance requirements of the LM2755.

The recommended voltage rating for the capacitors is 10V to account for DC bias capacitance losses.

Physical Dimensions inches (millimeters) unless otherwise noted



LM2755

Notes

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2007 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530-85-86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +49 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560