




L9825

Octal Low-side Driver For Resistive and Inductive Loads With Serial / Parallel Input Control, Output Protection and Diagnostic

- OUTPUTS CURRENT CAPABILITY UP TO 1A, $R_{ON} \leq 0,75\Omega$ AT $T_J = 25^\circ\text{C}$
- PARALLEL CONTROL INPUTS FOR OUTPUTS 1 AND 2
- SPI CONTROL FOR OUTPUTS 1 TO 8
- RESET FUNCTION WITH RESET SIGNAL AT NRES PIN OR UNDERVOLTAGE AT V_{CC}
- INTRINSIC OUTPUT VOLTAGE CLAMPING AT TYP. 50V
- OVERCURRENT SHUTDOWN AT OUTPUTS 1 TO 6
- SHORT CIRCUIT CURRENT LIMITATION AND SELECTIVE THERMAL SHUTDOWN AT OUTPUTS 7 AND 8
- OUTPUT STATUS DATA AVAILABLE ON THE SPI




PowerSO20
ORDERING NUMBER: L9825


DESCRIPTION

L9825 is a Octal Low-Side Driver Circuit, dedicated for automotive applications. Output voltage clamping is provided for flyback current recirculation, when inductive loads are driven. Chip Select and Serial Peripheral Interface for outputs control and diagnostic data transfer. Parallel Control inputs for two outputs.

BLOCK DIAGRAM



PIN CONNECTION (Top view)



PIN DESCRIPTION

N°	Pin	Function
1	GND	device ground
2	NON1	control input 1
3	SDO	serial data output
4	Out 1	output 1
5	Out 3	output 3
6	Out 5	output 5
7	Out 7	output 7
8	SDI	serial data input
9	CLK	serial clock
10	GND	device ground
11	GND	device ground
12	NON2	control input 2
13	Vcc	supply voltage
14	Out 2	output 2
15	Out 4	output 4
16	Out 6	output 6
17	Out 8	output 8
18	nRes	asynchronous nRes
19	NCS	chip select (active low)
20	GND	device ground

ABSOLUTE MAXIMUM RATINGS

For voltages and currents applied externally to the device:

Symbol	Parameter	Value	Unit
V_{CC}	Supply voltage	-0.3 to 7	V
Inputs and data lines (NONx, NCS, CLK, SDI, nRes)			
V_{IN}	Voltage (NONx, NCS, CLK, SDI)	-0.3 to 7	V
V_{IN}	Voltage (nRes)	-0.3 to 7	V
I_{IN}	Protection diodes current ¹⁾ ($T \leq 1\text{ms}$)	-20 to 20	mA
Outputs (Out1 ... Out8)			
V_{OUTc}	Continuous output voltage	-1.0 to 45	V
I_{OUT}	Output current ²⁾	-3 to 2.05	A
E_{OUTcl}	Output clamp energy ($I_{OUT} \leq 0.5\text{A}$)	20	mJ

Notes: 1. All inputs are protected against ESD according to MIL 883C; tested with HBM at 2KV. It corresponds to a dissipated energy $E \leq 0,2\text{mJ}$.

2. Transient pulses in accordance to DIN40839 part 1, 3 and ISO 7637 Part 1, 3.

For currents determined within the device:

Outputs (Out1 ... Out8)			
I_{OUT}	Output current (Out1 ... Out6)	2.05	A
I_{OUT}	Output current (Out7, Out8)	1.75	A
	Total average-current all outputs ³⁾	4.5 (Min.)	A

3. When operating the device with short circuit at more than 2 outputs at the same time, damage due to electrical overstress may occur.

THERMAL DATA

Symbol	Parameter	Value	Unit
Thermal shutdown			
T_{JSC}	Thermal shutdown threshold	Min. Typ.	°C °C
		150 165	
Thermal resistance			
$R_{thjc-one}$	Single output (junction case) Max.	13	°C/W
$R_{thjc-all}$	All outputs (junction case) Max.	1.6	°C/W

ELECTRICAL CHARACTERISTICS(4.5V ≤ V_{CC} ≤ 5.5V; -40°C ≤ T_J ≤ 150°C; unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
Supply voltage						
I _{ccSTB}	Standby current	without load			5	mA
I _{ccOPM}	Operating mode	I _{OUT1 ... 8} = 500mA SPI - CLK = 3MHz NCS = LOW SDO no load			5	mA
ΔI _{CC}	ΔI _{CC} during reverse output current	I _{out} = -3A			100	mA

Inputs (NONx. NCS, CLK, SDI, nRes)

V _{INL}	Low level		-0.3		0.2·V _{CC}	V
V _{INH}	High level		0.7·V _{CC}		V _{CC} +0.3	V
V _{hyst}	Hysteresis voltage		0.85			V
I _{IN}	Input current	V _{IN} = V _{CC}			10	μA
R _{IN}	Pullup resistance		50		250	kΩ
C _{IN}	Input capacitance				10	pF

Serial data outputs

V _{SDOH}	High output level	I _{SDO} = -4mA	V _{CC} -0.4			V
V _{SDOL}	Low output level	I _{SDO} = 3,2mA			0.4	V
I _{SDOL}	Tristate leakage current	NCS = high; 0V ≤ V _{SDO} ≤ V _{CC}	-10		10	μA
C _{SDO}	Output capacitance	f _{SDO} = 300kHz			10	pF

Outputs OUT 1 ... 8

I _{OUTL1 - 8}	Leakage current	OUTx = OFF; V _{OUTx} = 25V; V _{CC} = 5V			100	μA
I _{OUTL1 - 8}	Leakage current	OUTx = OFF; V _{OUTx} = 16V; V _{CC} = 5V			100	μA
I _{OUTL1 - 8}	Leakage current	OUTx = OFF; V _{OUTx} = 16V; V _{CC} = 1V			10	μA
V _{clp}	Output clamp voltage	1mA ≤ I _{clp} ≤ I _{outp} ; I _{test} = 10mA with correlation	45		60	V
R _{DSon}	On resistance OUT 1 ... 8	I _{OUT} = 500mA; T _J = +150°C			1.5	W
C _{OUT}	Output capacitance	V _{OUT} = 16V; f = 1MHz			300	pF

Outputs short circuit protection

I _{SBC}	Overcurrent shutoff threshold	OUT1 ... OUT6	1.05	1.4	2.05	A
I _{LIM}	Short circuit current limitation	OUT7; OUT8	1.05	1.4	1.75	A
t _{SCB}	Delay shutdown	for output 1 ... 6; I _{OUT} ≤ 1/2 I _{SBC}	0.2	3	12	μs

ELECTRICAL CHARACTERISTICS (continued)(4.5V ≤ V_{CC} ≤ 5.5V; -40°C ≤ T_J ≤ 150°C; unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
--------	-----------	----------------	------	------	------	------

Diagnostics

V _{DG}	Diagnostic threshold voltage		0.32·V _{CC}		0.4·V _{CC}	V
I _{OL}	Open load detection sink current	V _{out} = V _{DG}	20		100	μA
t _{df}	Diagnostic detection filter time for output 1 & 2 on each diagnostic condition		15		50	μs

Outputs timing

t _{don1}	Turn ON delay of OUT 1 and 2	NON _{1, 2} = 50% to V _{OUT} = 0.9·V _{bat} NCS = 50% to V _{OUT} = 0.9·V _{bat}			5	μs
t _{don2}	Turn ON delay of OUT 3 to 8	NCS = 50% to V _{OUT} = 0.9·V _{bat}			10	μs
t _{doff}	Turn OFF delay of OUT 1 to 8	NCS = 50% to V _{OUT} = 0.1·V _{bat} NON _{1, 2} = 50% to V _{OUT} = 0.1·V _{bat}			10	μs
dUon1/dt	Turn ON voltage slew-rate	For output 3 to 8; 90% to 30% of V _{bat} ; R _L = 500Ω; V _{bat} = 16V	0.7		3.5	V/μs
dUon2/dt	Turn ON voltage slew-rate	For output 1 and 2; 90% to 30% of V _{bat} ; R _L = 500Ω; V _{bat} = 16V	2		10	V/μs
dUoff1/dt	Turn OFF voltage slew-rate	For output 1 to 8; 30% to 90% of V _{bat} ; R _L = 500Ω; V _{bat} = 16V	2		10	V/μs
dUoff2/dt	Turn OFF voltage slew-rate	For output 1 to 8; 30% to 80% of V _{bat} ; R _L = 500Ω; V _{bat} = 0.9 · V _{clp}	2		15	V/μs

Serial diagnostic link (Load capacitor at SDO = 100pF)

f _{clk}	Clock frequency	50% duty cycle	3			MHz
t _{clh}	Minimum time CLK = HIGH		160			ns
t _{cll}	Minimum time CLK = LOW		160			ns
t _{pcl}	Propagation delay CLK to data at SDO valid	4.9V ≤ V _{CC} ≤ 5.1V			100	ns
t _{csdv}	NCS = LOW to data at SDO active				100	ns
t _{sclch}	CLK low before NCS low	Setup time CLK to NCS change H/L	100			ns
t _{hclcl}	CLK change L/H after NCS = low		100			ns
t _{scl}	SDI input setup time	CLK change H/L after SDI data valid	20			ns
t _{hcl}	SDI input hold time	SDI data hold after CLK change H/L			20	ns
t _{sclcl}	CLK low before NCS high		150			ns
t _{hclch}	CLK high after NCS high		150			ns
t _{pchdz}	NCS L/H to output data float				100	ns
	NCS pulse filter time	Multiple of 8 CLK cycles				

General

The diagnostics recognizes two outputs fault conditions: 1) overcurrent for outputs 1 to 6 , overcurrent and thermal overload for outputs 7 and 8 in switch-on condition and 2) open load or short to GND in switch-off condition for all outputs. The outputs status can be read out via the serial interface.

Each output is controlled with its latch and with common reset line, which enables all eight outputs. Outputs 1 and 2 can be controlled also by its NON1, NON2 inputs. It allows PWM control independently on the SPI. These inputs features internal pull-up resistors to assure that the outputs are switched off, when the inputs are open.

The device is selected with low NCS signal and the input data are transferred into the 8 bit shift register at every falling CLK edge. The rising edge of the NCS latches the new data from the shift register to the drivers.

The timing diagram illustrates the 1-wire protocol signals: NCS (Not Configured Select), CLK (Clock), SDO (Serial Data Out), and SDI (Serial Data In). The diagram is divided into two parts: a sequence of data bytes (D8, D7) and a single data byte (D1).

Left Part (Sequence of Data Bytes):


- NCS:** A high pulse followed by a low level.
- CLK:** A square wave clock signal. The period is divided into four intervals: t_{sc1ch} (Setup time before clock), t_{hc1cl} (Hold time after clock), t_{clh} (Clock high pulse), and t_{cll} (Clock low pulse).
- SDO:** The data output signal. It is in a high-impedance state (not defined) during the t_{sc1ch} and t_{hc1cl} intervals. It then outputs data D8 during the t_{clh} interval and continues during the t_{cll} interval. The setup time before the first data bit is t_{csdv} , and the hold time after the last data bit is t_{pcld} .
- SDI:** The data input signal. It is in a high-impedance state during the t_{sc1ch} and t_{hc1cl} intervals. It then receives data D8 during the t_{clh} interval and continues during the t_{cll} interval. The setup time before the first data bit is t_{scld} , and the hold time after the last data bit is t_{hcld} .

Right Part (Single Data Byte):

- NCS:** A high pulse followed by a low level.
- CLK:** A square wave clock signal. The period is divided into two intervals: t_{sc1cl} (Setup time before clock) and t_{hc1ch} (Hold time after clock).
- SDO:** The data output signal. It is in a high-impedance state during the t_{sc1cl} and t_{hc1ch} intervals. It then outputs data D1 during the t_{clh} interval. The setup time before the first data bit is t_{pcldz} .
- SDI:** The data input signal. It is in a high-impedance state during the t_{sc1cl} and t_{hc1ch} intervals. It then receives data D1 during the t_{clh} interval.

The SPI register data are transferred to the output latch at rising NCS edge. The digital filter between NCS and the output latch ensures that the data are transferred only after 8 CLK cycles or multiple of 8 CLK cycles since the last NCS falling edge. The NCS changes only at low CLK.

Outputs 1, 2:					Outputs 3 to 8:		
NON1,2	1	0	0	1			
SPI-bit 1,2	0	0	1	1	SPI-bit 3...8	0	1
Output 1, 2	off	on	on	on	Output 3...8	off	on

Figure 2. Output Control register structure**Power outputs characteristics for flyback current, outputs short circuit protection and diagnostics**

For output currents flowing into the circuit the output voltages are limited. The typical value of this voltage is 50V. This function allows that the flyback current of a inductive load recirculates into the circuit; the flyback energy is absorbed in the chip.

Output short circuit protection for outputs 1 to 6 (dedicated for loads without inrush current): when the output current exceeds the short circuit threshold, the corresponding output overload latch is set and the output is switched off immediately.

Output short circuit protection for outputs 7 and 8 (dedicated for loads with inrush current, as lamps): when the load current would exceed the short circuit limit value, the corresponding output goes in a current regulation mode. The output current is determined by the output characteristics and the output voltage depends on the load resistance. In this mode high power is dissipated in the output transistor and its temperature increases rapidly. When the power transistor temperature exceeds the thermal shutdown threshold, the overload latch is set and the corresponding output switched off.

For the load diagnostic in output off condition each output features a diagnostic current sink, typ 60µA.

Diagnostics

The output voltage at all outputs is compared with the diagnostic threshold, typ $0.38 \cdot V_{CC}$.

Outputs 1 and 2 features dedicated fault latches. The output status signal is filtered and latched. The fault latches are cleared during NCS low. The latch stores the status bit, so the first reading after the error occurred might be wrong. The second reading is right.

Table 2. Diagnostic for outputs 1 and 2 in parallel controlled mode.

Output 1, 2	Output-voltage	Status-bit	Output-mode
off	> DG-threshold	high	correct operation
off	< DG-threshold	low	fault condition 2)
on	< DG-threshold	high	correct operation
on	> DG-threshold	low	fault condition 1)

Fault condition 1) "output short circuit to Vbat" : the output was switched on and the voltage at the output exceeded the diagnostics threshold due to overcurrent, the output overload latch was set and the output has been switched off. The diagnostic bit is low.

Fault condition 2) "open load" or "output short circuit to GND" : the output is switched off and the voltage at the output drops below the diagnostics threshold, because the load current is lower than the output diagnostic current source, the load is interrupted. The diagnostic bit is low.

For outputs 3 to 8 the output status signals, are fed directly to the SPI register.

Table 3. Diagnostic for outputs 1 to 8 in SPI controlled mode.

Output 1 ... 8	Output-voltage	Status-bit	Output-mode
off	> DG-threshold	high	correct operation
off	< DG-threshold	low	fault condition 2)
on	< DG-threshold	low	correct operation
on	> DG-threshold	high	fault condition 1)

The fault condition 1) "output short circuit to Vbat" :

For outputs 3 to 6 is the same as of outputs 1 and 2.

For outputs 7 and 8 : the output was switched on and the voltage at the output exceeds the diagnostics threshold. The output operates in current regulation mode or has been switched off due to thermal shutdown. The status bit is low.

Fault condition 2) "open load" or "output short circuit to GND" is the same as of outputs 1 and 2.

At the falling edge of NCS the output status data are transferred to the shift register. When NSC is low, data bits contained in the shift register are transferred to SDO output at every rising CLK edge.

Figure 3. The Pulse Diagram to Read the Outputs Status Register






Figure 4. The Structure of the Outputs Status Register



APPLICATION NOTES

Figure 5. Typical Application Circuit Diagram



For higher current driving capability two outputs of the same kind can be paralleled. In this case the maximum flyback energy should not exceed the limit value for single output.

The immunity of the circuit with respect to the transients at the output is verified during the characterization for Test Pulses 1, 2 and 3a, 3b, DIN40839 or ISO7637 part 3. The Test Pulses are coupled to the outputs with 200pF series capacitor. All outputs withstand testpulses without damage.


The correct function of the circuit with the Test Pulses coupled to the outputs is verified during the characterization for the typical application with $R = 16W$ to $200W$, $L = 0$ to $600mH$ loads. The Test Pulses are coupled to the outputs with 200pF series capacitor.

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A			3.6			0.142
a1	0.1		0.3	0.004		0.012
a2			3.3			0.130
a3	0		0.1	0.000		0.004
b	0.4		0.53	0.016		0.021
c	0.23		0.32	0.009		0.013
D (1)	15.8		16	0.622		0.630
D1	9.4		9.8	0.370		0.386
E	13.9		14.5	0.547		0.570
e		1.27			0.050	
e3		11.43			0.450	
E1 (1)	10.9		11.1	0.429		0.437
E2			2.9			0.114
E3	5.8		6.2	0.228		0.244
G	0		0.1	0.000		0.004
H	15.5		15.9	0.610		0.626
h			1.1			0.043
L	0.8		1.1	0.031		0.043
N	8° (typ.)					
S	8° (max.)					
T		10			0.394	

(1) "D and E1" do not include mold flash or protrusions.
- Mold flash or protrusions shall not exceed 0.15mm (0.006")
- Critical dimensions: "E", "G" and "a3".


OUTLINE AND MECHANICAL DATA

Weight: 1.9gr



JEDEC MO-166

PowerSO20



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics
2003 STMicroelectronics - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco -
Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.
<http://www.st.com>