

# HM62V16100I Series

Wide Temperature Range Version 16 M SRAM (1-Mword × 16-bit)

REJ03C0060-0200Z Rev. 2.00 Oct.06.2003

#### **Description**

The HM62V16100I Series is 16-Mbit static RAM organized 1-Mword × 16-bit. HM62V16100I Series has realized higher density, higher performance and low power consumption by employing CMOS process technology (6-transistor memory cell). It offers low power standby power dissipation; therefore, it is suitable for battery backup systems. It has the package variations of 48-bump chip size package with 0.75 mm bump pitch and 48-pin plastic TSOPI for high density surface mounting.

#### **Features**

Single 3.0 V supply: 2.7 V to 3.6 VFast access time: 45/55 ns (max)

• Power dissipation:

— Active: 9 mW/MHz (typ)

— Standby:  $1.5 \mu W (typ)$ 

• Completely static memory.

— No clock or timing strobe required

Equal access and cycle times

• Common data input and output.

— Three state output

• Battery backup operation.

— 2 chip selection for battery backup


• Temperature range: -40 to +85°C

#### **Ordering Information**

Type No.	Access time	Package
HM62V16100LTI-4	45 ns	48-pin plastic TSOPI (normal-bend type) (TFP-48DA)
HM62V16100LTI-4SL	45 ns	
HM62V16100LTI-5SL	55 ns	
HM62V16100LBPI-4	45 ns	48-bump CSP with 0.75 mm bump pitch (TBP-48F)
HM62V16100LBPI-4SL	45 ns	
HM62V16100LBPI-5SL	55 ns	



### **Pin Arrangement**




#### **Pin Description** (TSOP)

Pin name	Function					
A0 to A19	Address input (word mode)					
A-1 to A19	Address input (byte mode)					
I/O0 to I/O15	Data input/output					
CS1	Chip select 1					
CS2	Chip select 2					
WE	Write enable					
ŌĒ	Output enable					
LB	Lower byte select					
ŪB	Upper byte select					
BYTE	Byte enable					
$\overline{V_{\infty}}$	Power supply					
$V_{ss}$	Ground					
NC	No connection					
NU*1	Not used (test mode pin)					

Note: 1. This pin should be connected to a ground (V<sub>ss</sub>), or not be connected (open).






# **Pin Description** (CSP)


Pin name	Function
A0 to A19	Address input
I/O0 to I/O15	Data input/output
CS1	Chip select 1
CS2	Chip select 2
WE	Write enable
ŌĒ	Output enable
ĪB	Lower byte select
ŪB	Upper byte select
$V_{\infty}$	Power supply
$V_{ss}$	Ground
NU*1	Not used (test mode pin)

Note: 1. This pin should be connected to a ground ( $V_{ss}$ ), or not be connected (open).

### **Block Diagram** (TSOP)



### **Block Diagram** (CSP)



# **Operation Table** (TSOP)

### Byte mode

CS1	CS2	WE	<u>OE</u>	<del>UB</del>	LB	<b>BYTE</b>	I/O0 to I/O7	I/O8 to I/O14	I/O15	Operation
Н	×	×	×	×	×	L	High-Z	High-Z	High-Z	Standby
×	L	×	×	×	×	L	High-Z	High-Z	High-Z	Standby
L	Н	Н	L	×	×	L	Dout	High-Z	A-1	Read
L	Н	L	×	×	×	L	Din	High-Z	A-1	Write
L	Н	Н	Н	×	×	L	High-Z	High-Z	High-Z	Output disable

Note: H:  $V_{IH}$ , L:  $V_{IL}$ ,  $\times$ :  $V_{IH}$  or  $V_{IL}$ 

#### Word mode

CS1	CS2	WE	ŌĒ	<del>UB</del>	LB	BYTE	I/O0 to I/O7	I/O8 to I/O14	I/O15	Operation
Н	×	×	×	×	×	Н	High-Z	High-Z	High-Z	Standby
×	L	×	×	×	×	Н	High-Z	High-Z	High-Z	Standby
×	×	×	×	Н	Н	Н	High-Z	High-Z	High-Z	Standby
L	Н	Н	L	L	L	Н	Dout	Dout	Dout	Read
L	Н	Н	L	Н	L	Н	Dout	High-Z	High-Z	Lower byte read
L	Н	Н	L	L	Н	Н	High-Z	Dout	Dout	Upper byte read
L	Н	L	×	L	L	Н	Din	Din	Din	Write
L	Н	L	×	Н	L	Н	Din	High-Z	High-Z	Lower byte write
L	Н	L	×	L	Н	Н	High-Z	Din	Din	Upper byte write
L	Н	Н	Н	×	×	Н	High-Z	High-Z	High-Z	Output disable

Note: H:  $V_{\parallel}$ , L:  $V_{\parallel}$ ,  $\times$ :  $V_{\parallel}$  or  $V_{\parallel}$ 

### **Operation Table** (CSP)

CS1	CS2	WE	ŌĒ	<del>UB</del>	LB	I/O0 to I/O7	I/O8 to I/O15	Operation
Н	×	×	×	×	×	High-Z	High-Z	Standby
×	L	×	×	×	×	High-Z	High-Z	Standby
×	×	×	×	Н	Н	High-Z	High-Z	Standby
L	Н	Н	L	L	L	Dout	Dout	Read
L	Н	Н	L	Н	L	Dout	High-Z	Lower byte read
L	Н	Н	L	L	Н	High-Z	Dout	Upper byte read
L	Н	L	×	L	L	Din	Din	Write
L	Н	L	×	Н	L	Din	High-Z	Lower byte write
L	Н	L	×	L	Н	High-Z	Din	Upper byte write
L	Н	Н	Н	×	×	High-Z	High-Z	Output disable

Note:  $H: V_{IH}, L: V_{IL}, \times: V_{IH} \text{ or } V_{IL}$ 

# **Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit
Power supply voltage relative to $V_{\rm ss}$	V <sub>cc</sub>	-0.5 to +4.6	V
Terminal voltage on any pin relative to V <sub>ss</sub>	V <sub>T</sub>	$-0.5^{*1}$ to $V_{cc}$ + $0.3^{*2}$	V
Power dissipation	P <sub>T</sub>	1.0	W
Storage temperature range	Tstg	-55 to +125	°C
Storage temperature range under bias	Tbias	-40 to +85	°C

Notes: 1.  $V_T$  min: -2.0 V for pulse half-width  $\leq 10$  ns.

2. Maximum voltage is +4.6 V.

# **DC Operating Conditions**

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply voltage	V <sub>cc</sub>	2.7	3.0	3.6	V	
	V <sub>SS</sub>	0	0	0	V	
Input high voltage	V <sub>IH</sub>	2.2	_	V <sub>cc</sub> + 0.3	3 V	
Input low voltage	V <sub>IL</sub>	-0.3	_	0.6	V	1
Ambient temperature range	Та	-40	_	+85	°C	

Note: 1.  $V_{IL}$  min: -2.0 V for pulse half-width  $\leq 10$  ns.

### **DC** Characteristics

Parameter	Symbol	Min	Typ* <sup>1</sup>	Max	Unit	Test conditions*2
Input leakage current	I <sub>LI</sub>	_	_	1	μΑ	$Vin = V_{SS}$ to $V_{CC}$
Output leakage current	I <sub>LO</sub>	_	_	1	μА	$\overline{\frac{\text{CS1}}{\text{OE}}} = V_{\text{IH}} \text{ or } \overline{\text{CS2}} = V_{\text{IL}} \text{ or } \\ \overline{\text{OE}} = V_{\text{IH}} \text{ or } \overline{\text{WE}} = V_{\text{IL}} \text{ or } \\ \overline{\text{LB}} = \overline{\text{UB}} = V_{\text{IH}} V_{\text{I/O}} = V_{\text{SS}} \text{ to } V_{\text{CC}}$
Operating current	$I_{\infty}$	_	_	20	mA	$\overline{\text{CS1}} = \text{V}_{\text{IL}}, \text{CS2} = \text{V}_{\text{IH}},$ Others = $\text{V}_{\text{IH}}/\text{V}_{\text{IL}}, \text{I}_{\text{I/O}} = 0 \text{ mA}$
Average operating current	I <sub>CC1</sub> (READ)		22	35	mA	Min. cycle, duty = 100%, $I_{I/O} = 0$ mA, $\overline{CS1} = V_{IL}$ , $CS2 = V_{IH}$ , $\overline{WE} = V_{IH}$ , Others = $V_{IH}/V_{IL}$
	I <sub>CC1</sub>	_	30	50	mA	Min. cycle, duty = 100%, $I_{I/O} = 0$ mA, $\overline{CS1} = V_{IL}$ , $CS2 = V_{IH}$ , Others = $V_{IH}/V_{IL}$
	I <sub>∞2</sub> * <sup>5</sup> (READ)	_	3	8	mA	Cycle time = 70 ns, duty = 100%, $I_{\text{I/O}} = 0$ mA, $\overline{\text{CS1}} = \text{V}_{\text{I/L}}$ , CS2 = $\text{V}_{\text{IH}}$ , $\overline{\text{WE}} = \text{V}_{\text{IH}}$ , Others = $\text{V}_{\text{IH}}/\text{V}_{\text{IL}}$ Address increment scan or decrement scan
	I <sub>CC2</sub> *5	<u></u>	20	30	mA	Cycle time = 70 ns, duty = 100%, $I_{\text{I/O}} = 0 \text{ mA}, \overline{\text{CS1}} = V_{\text{IL}}, \text{CS2} = V_{\text{IH}}, \text{Others} = V_{\text{IH}}/V_{\text{IL}}$ Address increment scan or decrement scan
~0	Госз	4	3	8	mA	$\begin{split} & \text{Cycle time} = 1  \mu\text{s},  \text{duty} = 100\%, \\ & I_{\text{I/O}} = 0  \text{mA}, \overline{\text{CS1}} \leq 0.2  \text{V}, \\ & \text{CS2} \geq \text{V}_{\text{CC}} - 0.2  \text{V} \\ & \text{V}_{\text{IH}} \geq \text{V}_{\text{CC}} - 0.2  \text{V}, \text{V}_{\text{IL}} \leq 0.2  \text{V} \end{split}$
Standby current	I <sub>SB</sub>	_	0.1	0.5	mA	CS2 = V <sub>IL</sub>
Standby current	I <sub>SB1</sub> *3		0.5	25	μА	$ \begin{array}{l} 0 \ V \leq Vin \\ (1) \ 0 \ V \leq CS2 \leq 0.2 \ V \ or \\ (2) \ \overline{CS1} \geq V_{\infty} - 0.2 \ V, \\ CS2 \geq V_{\infty} - 0.2 \ V \ or \\ (3) \ \overline{LB} = \overline{UB} \geq V_{\infty} - 0.2 \ V, \\ CS2 \geq V_{\infty} - 0.2 \ V, \\ \overline{CS1} \leq 0.2 \ V \\ Average \ value \\ \end{array} $
	I <sub>SB1</sub> * <sup>4</sup>		0.5	8	μΑ	
Output high voltage	V <sub>OH</sub>	2.4	_		V	$I_{OH} = -1 \text{ mA}$
	V <sub>OH</sub>	$V_{CC} - 0.2$	_	_	V	$I_{OH} = -100 \mu A$
Output low voltage	V <sub>OL</sub>	_	_	0.4	V	$I_{OL} = 2 \text{ mA}$
	$V_{OL}$	_	_	0.2	V	$I_{OL} = 100 \mu A$

#### HM62V16100I Series

Notes: 1. Typical values are at  $V_{cc}$  = 3.0 V, Ta = +25°C and not guaranteed.

2. BYTE pin supported by only TSOP type.  $\overline{\text{BYTE}} \ge V_{cc} - 0.2 \text{ V or } \overline{\text{BYTE}} \le 0.2 \text{ V}$ 

- 3. This characteristic is guaranteed only for L-version.
- 4. This characteristic is guaranteed only for L-SL version.
- 5.  $I_{cc}$  is the value measured while the valid address is increasing or decreasing by one bit. Word mode: LSB (least significant bit) is A0. Byte mode: LSB (least significant bit) is A-1.

#### Capacitance

 $(Ta = +25^{\circ}C, f = 1.0 \text{ MHz})$ 


Parameter	Symbol	Min	Тур	Max	Unit	Test conditions	Note
Input capacitance	Cin	_	_	8	pF	Vin = 0 V	1
Input/output capacitance	C <sub>I/O</sub>	_	_	10	pF	V <sub>I/O</sub> = 0 V	1
Note: 1. This parameter	is sampled	and not	100% test	ed.	5		

#### **AC Characteristics**

(Ta = -40 to +85 °C,  $V_{\rm cc}$  = 2.7 V to 3.6 V, unless otherwise noted.)

#### **Test Conditions**

- Input pulse levels:  $V_{IL} = 0.4 \text{ V}$ ,  $V_{IH} = 2.4 \text{ V}$
- Input rise and fall time: 5 ns
- Input and output timing reference levels: 1.4 V
- Output load: See figures (Including scope and jig)



### Read Cycle

#### HM62V16100I

		-4		-5		_	
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Read cycle time	t <sub>RC</sub>	45	_	55	_	ns	
Address access time	t <sub>AA</sub>	_	45	_	55	ns	
Chip select access time	t <sub>ACS1</sub>	_	45	_	55	ns	
	t <sub>ACS2</sub>	_	45	_	55	ns	
Output enable to output valid	t <sub>OE</sub>	_	30	_	35	ns	
Output hold from address change	t <sub>oH</sub>	10		10	_	ns	
LB, UB access time	t <sub>BA</sub>	_	45	-(	55	ns	
Chip select to output in low-Z	t <sub>CLZ1</sub>	10	_	10	_	ns	2, 3
	t <sub>CLZ2</sub>	10	-0	10		ns	2, 3
LB, UB enable to low-Z	t <sub>BLZ</sub>	5	AV	5	7	ns	2, 3
Output enable to output in low-Z	t <sub>oLZ</sub>	5		5	7	ns	2, 3
Chip deselect to output in high-Z	t <sub>CHZ1</sub>	0	20	0	20	ns	1, 2, 3
	t <sub>CHZ2</sub>	0	20	0	20	ns	1, 2, 3
LB, UB disable to high-Z	t <sub>BHZ</sub>	0	15	0	20	ns	1, 2, 3
Output disable to output in high-Z	t <sub>OHZ</sub>	0	15	0	20	ns	1, 2, 3

# Write Cycle

### HM62V16100I

		-4		-5			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Write cycle time	t <sub>wc</sub>	45		55	_	ns	
Address valid to end of write	t <sub>AW</sub>	45	_	50	_	ns	
Chip selection to end of write	t <sub>cw</sub>	45	_	50	_	ns	5
Write pulse width	t <sub>wP</sub>	35	_	40	_	ns	4
LB, UB valid to end of write	t <sub>BW</sub>	45	_	50	_	ns	
Address setup time	t <sub>AS</sub>	0	_	0	_	ns	6
Write recovery time	$t_{WR}$	0	_	0	_	ns	7
Data to write time overlap	t <sub>DW</sub>	25	_	25	_	ns	
Data hold from write time	t <sub>DH</sub>	0	_	0	_	ns	
Output active from end of write	$t_{ow}$	5	_	5	_	ns	2
Output disable to output in high-Z	t <sub>OHZ</sub>	0	15	0	20	ns	1, 2
Write to output in high-Z	$\mathbf{t}_{WHZ}$	0	15	0	20	ns	1, 2

#### **Byte Control**

		HM62V16100I					
		-4		-5		_	
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
BYTE setup time	t <sub>BS</sub>	5		5	_	ms	8
BYTE recovery time	t <sub>BR</sub>	5	_	5	_	ms	8


Notes: 1.  $t_{CHZ}$ ,  $t_{OHZ}$ ,  $t_{OHZ}$ , and  $t_{BHZ}$  are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.

- 2. This parameter is sampled and not 100% tested.
- 3. At any given temperature and voltage condition,  $t_{HZ}$  max is less than  $t_{LZ}$  min both for a given device and from device to device.
- 4. A write occurs during the overlap of a low  $\overline{CS1}$ , a high CS2, a low  $\overline{WE}$  and a low  $\overline{LB}$  or a low  $\overline{UB}$ . A write begins at the latest transition among  $\overline{CS1}$  going low, CS2 going high,  $\overline{WE}$  going low and  $\overline{LB}$  going low or  $\overline{UB}$  going low. A write ends at the earliest transition among  $\overline{CS1}$  going high, CS2 going low,  $\overline{WE}$  going high and  $\overline{LB}$  going high or  $\overline{UB}$  going high.  $t_{WP}$  is measured from the beginning of write to the end of write.
- 5.  $t_{CW}$  is measured from the later of  $\overline{CS1}$  going low or  $\overline{CS2}$  going high to the end of write.
- 6. t<sub>AS</sub> is measured from the address valid to the beginning of write.
- 7.  $t_{WR}$  is measured from the earliest of  $\overline{CS1}$  or  $\overline{WE}$  going high or  $\overline{CS2}$  going low to the end of write cycle.
- 8. Byte control supported by only TSOP type.




### **Timing Waveform**


### Read Cycle\*1




### Write Cycle $(1)^{*1}$ (WE Clock)




Write Cycle (2)\* $^{1}$  ( $\overline{CS1}$ , CS2 Clock,  $\overline{OE} = V_{_{IH}}$ )



Write Cycle (3)\* $^{1}$  ( $\overline{LB}$ ,  $\overline{UB}$  Clock,  $\overline{OE} = V_{H}$ )



#### Byte Control (TSOP)





### Low $V_{cc}$ Data Retention Characteristics


 $(Ta = -40 \text{ to } +85^{\circ}C)$ 

Parameter	Symbol	Min	Typ*⁵	Max	Unit	Test conditions*3,4
$V_{\infty}$ for data retention	$V_{DR}$	1.5	_	3.6	V	$\begin{array}{c} \text{Vin} \geq 0 \text{ V} \\ \text{(1)} \ 0 \ \text{V} \leq \text{CS2} \leq 0.2 \ \text{V or} \\ \text{(2)} \ \underline{\text{CS2}} \geq \text{V}_{\infty} - 0.2 \ \text{V}, \\ \overline{\text{CS1}} \geq \text{V}_{\infty} - 0.2 \ \text{V or} \\ \text{(3)} \ \overline{\text{LB}} = \overline{\text{UB}} \geq \text{V}_{\infty} - 0.2 \ \text{V}, \\ \underline{\text{CS2}} \geq \text{V}_{\infty} - 0.2 \ \text{V}, \\ \overline{\text{CS1}} \leq 0.2 \ \text{V} \end{array}$
Data retention current	I <sub>CCDR</sub> *1	_	0.5	25	μΑ	$\begin{array}{c} V_{\rm CC} = 3.0 \; \text{V}, \; \text{Vin} \geq 0 \; \text{V} \\ \text{(1)} \; 0 \; \text{V} \leq \text{CS2} \leq 0.2 \; \text{V} \; \text{or} \\ \text{(2)} \; \; \text{CS2} \geq V_{\rm CC} - 0.2 \; \text{V}, \\ \hline \text{CS1} \geq V_{\rm CC} - 0.2 \; \text{V} \; \text{or} \\ \text{(3)} \; \; \overline{\text{LB}} = \overline{\text{UB}} \geq V_{\rm CC} - 0.2 \; \text{V}, \\ \hline \text{CS2} \geq V_{\rm CC} - 0.2 \; \text{V}, \\ \hline \text{CS1} \leq 0.2 \; \text{V} \\ \hline \text{Average value} \end{array}$
	I <sub>CCDR</sub> *2		0.5	8	μΑ	
Chip deselect to data retention time	t <sub>CDR</sub>	0		10	ns	See retention waveforms
Operation recovery time	$t_R$	5			ms	


Notes: 1. This characteristic is guaranteed only for L-version.

- 2. This characteristic is guaranteed only for L-SL version.
- 3.  $\overline{\text{BYTE}}$  pin supported by only TSOP type.  $\overline{\text{BYTE}} \ge V_{\infty} 0.2 \text{ V}$  or  $\overline{\text{BYTE}} \le 0.2 \text{ V}$
- 4. CS2 controls address buffer,  $\overline{WE}$  buffer,  $\overline{CS1}$  buffer,  $\overline{OE}$  buffer,  $\overline{LB}$ ,  $\overline{UB}$  buffer and Din buffer. If CS2 controls data retention mode, Vin levels (address,  $\overline{WE}$ ,  $\overline{OE}$ ,  $\overline{CS1}$ ,  $\overline{LB}$ ,  $\overline{UB}$ , I/O) can be in the high impedance state. If  $\overline{CS1}$  controls data retention mode, CS2 must be CS2  $\geq$  V<sub>CC</sub> 0.2 V or 0 V  $\leq$  CS2  $\leq$  0.2 V. The other input levels (address,  $\overline{WE}$ ,  $\overline{OE}$ ,  $\overline{LB}$ ,  $\overline{UB}$ , I/O) can be in the high impedance state.
- 5. Typical values are at  $V_{cc}$  = 3.0 V, Ta = +25°C and not guaranteed.


# $Low~V_{cc}~Data~Retention~Timing~Waveform~(1)~(\overline{CS1}~{\rm Controlled})$



# $\textbf{Low V}_{cc} \, \textbf{Data Retention Timing Waveform (2)} \, (\text{CS2 Controlled})$




Low  $V_{cc}$  Data Retention Timing Waveform (3) ( $\overline{LB}$ ,  $\overline{UB}$  Controlled)




### **Package Dimensions**

#### HM62V16100LTI Series (TFP-48DA)



#### HM62V16100LBPI Series (TBP-48F)



# **Revision History**

### HM62V16100I Series Data Sheet

Rev.	Date	Contents of Modification		
		Page	Description	
0.0	Sep. 21, 2001	_	Initial issue	
1.00	Jun.19, 2003	_	Deletion of Preliminary	
2.00	Oct.06, 2003	_	Deletion of HM62V16100LTI-5, HM62V16100LBPI-5	



#### Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

- Notes regarding these materials

  1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.

  2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

  3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

  The information described here may contain technical inaccuracies or typographical errors.

  Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

  Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

  4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Rene

- use.

  6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.

  7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

  Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

  8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



#### RENESAS SALES OFFICES

http://www.renesas.com

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited.

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbH Dornacher Str. 3, D-85622 Feldkirchen, Germany Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd. FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.
1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001