

Data Sheet May 16, 2007 FN7491.3

700MHz Differential Twisted-Pair Drivers

The EL5178 and EL5378 are single and triple high bandwidth amplifiers with an output in differential form. They are primarily targeted for applications such as driving twisted-pair lines in component video applications. The inputs can be in either single-ended or differential form but the outputs are always in differential form.


On the EL5178 and EL5378, two feedback inputs provide the user with the ability to set the gain of each device (stable at minimum gain of 2).

The output common mode level for each channel is set by the associated REF pin, which have a -3dB bandwidth of over 110MHz. Generally, these pins are grounded but can be tied to any voltage reference.

All outputs are short circuit protected to withstand temporary overload condition.

The EL5178 is available in 8 Ld MSOP and SOIC packages and EL5378 is available in a 28 Ld QSOP package. All are specified for operation over the full -40°C to +85°C temperature range.

Pinouts




Features

- · Fully differential inputs, outputs, and feedback
- Differential input range ±2.3V
- · 700MHz 3dB bandwidth
- 1000V/µs slew rate
- Low distortion at 5MHz and 20MHz
- Single 5V or dual ±5V supplies
- 60mA maximum output current
- Low power 12.5mA per channel
- Pb-Free plus anneal available (RoHS compliant)

Applications

- · Twisted-pair driver
- · Differential line driver
- · VGA over twisted-pair
- ADSL/HDSL driver
- Single ended to differential amplification
- Transmission of analog signals in a noisy environment



Ordering Information

PART NUMBER	PART MARKING	TAPE & REEL	PACKAGE	PKG. DWG. #
EL5178IS	5178IS	-	8 Ld SOIC (150 mil)	MDP0027
EL5178IS-T7	5178IS	7"	8 Ld SOIC (150 mil)	MDP0027
EL5178IS-T13	5178IS	13"	8 Ld SOIC (150 mil)	MDP0027
EL5178ISZ (Note)	5178ISZ	-	8 Ld SOIC (150 mil) (Pb-Free)	MDP0027
EL5178ISZ-T7 (Note)	5178ISZ	7"	8 Ld SOIC (150 mil) (Pb-Free)	MDP0027
EL5178ISZ-T13 (Note)	5178ISZ	13"	8 Ld SOIC (150 mil) (Pb-Free)	MDP0027
EL5178IY	BBGAA	-	8 Ld MSOP (3.0mm)	MDP0043
EL5178IY-T7	BBGAA	7"	8 Ld MSOP (3.0mm)	MDP0043
EL5178IY-T13	BBGAA	13"	8 Ld MSOP (3.0mm)	MDP0043
EL5178IYZ (Note)	ВВНАА	-	8 Ld MSOP (3.0mm) (Pb-Free)	MDP0043
EL5178IYZ-T7 (Note)	ВВНАА	7"	8 Ld MSOP (3.0mm) (Pb-Free)	MDP0043
EL5178IYZ-T13 (Note)	ВВНАА	13"	8 Ld MSOP (3.0mm) (Pb-Free)	MDP0043
EL5378IU	EL5378IU	-	28 Ld QSOP (150 mil)	MDP0040
EL5378IU-T7	EL5378IU	7"	28 Ld QSOP (150 mil)	MDP0040
EL5378IU-T13	EL5378IU	13"	28 Ld QSOP (150 mil)	MDP0040
EL5378IUZ (Note)	EL5378IUZ	-	28 Ld QSOP (150 mil) (Pb-Free)	MDP0040
EL5378IUZ-T7 (Note)	EL5378IUZ	7"	28 Ld QSOP (150 mil) (Pb-Free)	MDP0040
EL5378IUZ-T13 (Note)	EL5378IUZ	13"	28 Ld QSOP (150 mil) (Pb-Free)	MDP0040

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

Absolute Maximum Ratings $(T_A = +25^{\circ}C)$

Thermal Information

Storage Temperature Range	°C to +150°C
Operating Junction Temperature	+135°C
Ambient Operating Temperature	0°C to +85°C
Pb-free reflow profile	ee link below
http://www.intersil.com/pbfree/Pb-FreeReflow.asp	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_J = T_C = T_A$

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
AC PERFORMA	NCE					<u>'</u>
BW	-3dB Bandwidth	$A_V = 2$, $C_{LD} = 2.7pF$		700		MHz
		$A_V = 5$, $C_{LD} = 2.7pF$		80		MHz
		$A_V = 2$, $C_{LD} = 2.7$ pF, $R_{LD} = 200\Omega$		320		MHz
BW	±0.1dB Bandwidth	$A_V = 2$, $C_{LD} = 2.7pF$		45		MHz
SR	Slew Rate, Differential (EL5178)	V _{OUT} = 3V _{P-P} , 20% to 80%	650	850		V/µs
	Slew Rate, Differential (EL5378)	V _{OUT} = 3V _{P-P} , 20% to 80%	650	1000		V/µs
T _{STL}	Settling Time to 0.1%	$V_{OUT} = 2V_{P-P}$		35		ns
T _{OVR}	Output Overdrive Recovery Time	A _V = 2		20		ns
GBWP	Gain Bandwidth Product			350		MHz
V _{REF} BW (-3dB)	V _{REF} -3dB Bandwidth (EL5378)	C _{LD} = 2.7pF		110		MHz
V _{REF} SR+	V _{REF} Slew Rate - Rise (EL5378)	V _{OUT} = 2V _{P-P} , 20% to 80%		134		V/µs
V _{REF} SR-	V _{REF} Slew Rate - Fall (EL5378)	V _{OUT} = 2V _{P-P} , 20% to 80%		70		V/µs
V_N	Input Voltage Noise	at 10kHz		18		nV/√Hz
I _N	Input Current Noise	at 10kHz		1.5		pA/√Hz
HD2	Second Harmonic Distortion	V _{OUT} = 2V _{P-P} , 5MHz		-83		dBc
		$V_{OUT} = 2V_{P-P}$, 20MHz		-72		dBc
HD3	Third Harmonic Distortion	V _{OUT} = 2V _{P-P} , 5MHz		-88		dBc
		V _{OUT} = 2V _{P-P} , 20MHz		-70		dBc
dG	Differential Gain at 3.58MHz	R _{LD} = 300Ω, A _V =2		0.06		%
dθ	Differential Phase at 3.58MHz	R _{LD} = 300Ω, A _V =2		0.13		0
es	Channel Separation (EL5378)	at F = 1MHz		90		dB
INPUT CHARAC	TERISTICS					
Vos	Input Referred Offset Voltage			±1.9	±30	mV
I _{IN}	Input Bias Current (V _{IN} +, V _{IN} -)		-20	-14	-7	μΑ
I _{REF}	Input Bias Current (V _{REF}) (EL5378)	V _{REF} = ±3.0V	0.05	2.3	4	μΑ
R _{IN}	Differential Input Resistance			150		kΩ
C _{IN}	Differential Input Capacitance			1		pF
DMIR	Differential Mode Input Range (EL5378)			±2.3		V

intersil FN7491.3 May 16, 2007

EL5178, EL5378

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
CMIR+	Common Mode Positive Input Range at V _{IN} +, V _{IN} - (EL5378)		3.1	3.4		V
CMIR-	Common Mode Negative Input Range at V _{IN} +, V _{IN} - (EL5378)			-4.4	-4.1	V
V _{REFIN} +	Positive Reference Input Voltage Range (EL5378)	$V_{IN} + = V_{IN} - = 0V$	3.2	3.7		V
V _{REFIN} -	Negative Reference Input Voltage Range (EL5378)	$V_{IN} + = V_{IN} - = 0V$		-3.3	-3.2	V
V _{REFOS}	Output Offset Relative to V _{REF} (EL5378)			±50	±100	mV
CMRR	Input Common Mode Rejection Ratio	V _{IN} = ±2.5V	65	78		dB
OUTPUT CHAR	ACTERISTICS					
V _{OUT}	Output Voltage Swing	$R_L = 1k\Omega$	±3.4	±3.7		V
I _{OUT} (Max)	Maximum Output Current	$R_L = 10\Omega$, $V_{IN} + = \pm 3.2V$	±50	±60	±100	mA
R _{OUT}	Output Impedance			130		mΩ
SUPPLY						
V _{SUPPLY}	Supply Operating Range	V _S + to V _S -	4.75		11	V
I _{S(ON)}	Power Supply Current - Per Channel		10	12.5	14	mA
I _{S(OFF)} +	Positive Power Supply Current - Disabled (EL5378)	EN pin tied to 4.8V		1.7	10	μΑ
I _{S(OFF)} -	Negative Power Supply Current - Disabled (EL5378)		-200	-120		μΑ
PSRR	Power Supply Rejection Ratio	V _S from ±4.5V to ±5.5V	60	75		dB
ENABLE (EL537	78 ONLY)					
t _{EN}	Enable Time			130		ns
t _{DS}	Disable Time			1.2		μs
V _{IH}	EN Pin Voltage for Power-Up				V _S + -1.5	V
V _{IL}	EN Pin Voltage for Shut-Down		V _S + -0.5			V
I _{IH-EN}	EN Pin Input Current High	At V _{EN} = 5V		123	200	μΑ
I _{IL-EN}	EN Pin Input Current Low	At V _{EN} = 0V	-20	-8		μΑ

FN7491.3 May 16, 2007

Pin Descriptions

EL5178	EL5378	PIN NAME	PIN FUNCTION
1	17, 21, 27	FBP1, 2, 3	Feedback from non-inverting outputs
2	2, 6, 10	INP1, 2, 3	Non-inverting inputs
3	3, 7, 11	INN1, 2, 3	Inverting inputs, note that on EL5178, this pin is also the REF pin
4	16, 20, 26	FBN1, 2, 3	Feedback from inverting outputs
5	15, 19, 25	OUT1B, 2B, 3B	Inverting outputs
6	24	VSP	Positive supply
7	23	VSN	Negative supply
8	18, 22, 28	OUT1, 2, 3	Non-inverting outputs
	1, 5, 9, 13	NC	No connect; grounded for best crosstalk performance
	4, 8, 12	REF1, 2, 3	Reference inputs, sets common-mode output voltage
	14	EN	ENABLE

Typical Performance Curves




FIGURE 1. EL5178 FREQUENCY RESPONSE FOR VARIOUS $R_{\mbox{\scriptsize F}}$




FIGURE 3. EL5178 FREQUENCY RESPONSE FOR VARIOUS C_{LD}




FIGURE 2. EL5178 FREQUENCY RESPONSE FOR VARIOUS GAIN




FIGURE 4. EL5178 FREQUENCY RESPONSE FOR VARIOUS $$\rm R_{LD}$$

intersil FN7491.3 May 16, 2007




FIGURE 5. EL5178 FREQUENCY RESPONSE FOR VARIOUS VOPP




FIGURE 7. EL5378 FREQUENCY RESPONSE FOR VARIOUS GAIN




FIGURE 9. EL5378 FREQUENCY RESPONSE FOR VARIOUS $\rm R_{LD}$




FIGURE 6. EL5378 FREQUENCY RESPONSE FOR VARIOUS RF




FIGURE 8. EL5378 FREQUENCY RESPONSE FOR VARIOUS C_{LD}




FIGURE 10. VOLTAGE AND CURRENT NOISE vs FREQUENCY

intersil FN7491.3 May 16, 2007




FIGURE 11. CMRR vs FREQUENCY




FIGURE 13. OUTPUT IMPEDANCE vs FREQUENCY




FIGURE 15. CHANNEL SEPARATION vs FREQUENCY




FIGURE 12. DIFFERENTIAL PSRR vs FREQUENCY




FIGURE 14. OUTPUT IMPEDANCE [DISABLED]




FIGURE 16. INPUT TO OUTPUT DELAY

intersi FN7491.3 May 16, 2007




FIGURE 17. TOTAL HARMONIC DISTORTION vs DIFFERENTIAL OUTPUT SWING




FIGURE 19. SMALL SIGNAL TRANSIENT RESPONSE




FIGURE 21. EL5378 ENABLED RESPONSE




FIGURE 18. TOTAL HARMONIC DISTORTION vs FREQUENCY




FIGURE 20. LARGE SIGNAL TRANSIENT RESPONSE




FIGURE 22. EL5378 DISABLED RESPONSE

intersil




FIGURE 23. IP3 vs FREQUENCY




FIGURE 25. OUTPUT SWING vs TEMPERATURE




FIGURE 27. OFFSET VOLTAGE vs TEMPERATURE




FIGURE 24. THIRD ORDER INTERCEPT POINT




FIGURE 26. +/- SUPPLY CURRENT vs TEMPERATURE





FIGURE 28. INPUT BIAS CURRENT vs TEMPERATURE

intersil FN7491.3 May 16, 2007






FIGURE 29. SLEW RATE vs TEMPERATURE

FIGURE 30. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE






FIGURE 31. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE


Connection Diagrams



EL5378



Simplified Schematic



Description of Operation and Application Information

Product Description

The EL5178 and EL5378 are wide bandwidth, low power and single/differential ended to differential output amplifiers. The EL5178 is a single channel differential amplifier. Since the I_N - pin and REF pin are tired together internally, the EL5178 can be used as a single ended to differential converter. The EL5378 is a triple channel differential amplifier. The EL5378 have a separate I_N - pin and REF pin for each channel. It can be used as single/differential ended to differential converter. The EL5178 and EL5378 are internally compensated for closed loop gain of 1 of greater. Connected in gain of 2 and driving a $1k\Omega$ differential load, the EL5178 and EL5378 have a -3dB bandwidth of 700MHz. Driving a 200Ω differential load at gain of 2, the bandwidth is about 320MHz. The EL5378 is available with a power down feature to reduce the power while the amplifier is disabled.

Input, Output, and Supply Voltage Range

The EL5178 and EL5378 have been designed to operate with a single supply voltage of 5V to 10V or a split supplies with its total voltage from 5V to 10V. The amplifiers have an input common mode voltage range from -4.3V to 3.4V for ±5V supply. The differential mode input range (DMIR) between the two inputs is from -2.3V to +2.3V. The input voltage range at the REF pin is from -3.3V to 3.7V. If the input common mode or differential mode signal is outside the above-specified ranges, it will cause the output signal distorted.

The output of the EL5178 and EL5378 can swing from -3.8V to +3.8V at $1 \text{k}\Omega$ differential load at ±5V supply. As the load resistance becomes lower, the output swing is reduced.

Differential and Common Mode Gain Settings

For EL5178, since the I_{N^-} pin and REF pin are bounded together as the REF pin in an 8 Ld package, the signal at the REF pin is part of the common mode signal and also part of the differential mode signal. For the true balance differential outputs, the REF pin must be tired to the same bias level as the I_{N^+} pin. For a ±5V supply, just tire the REF pin to GND if the I_{N^+} pin is biased at 0V with a 50 Ω or 75 Ω termination resistor. For a single supply application, if the I_{N^+} is biased to half of the rail, the REF pin should be biased to half of the rail also.

The gain setting for EL5178 is:

$$\begin{aligned} &V_{ODM} = V_{IN} + \times \left(1 + \frac{R_{F1} + R_{F2}}{R_{G}}\right) \\ &V_{ODM} = V_{IN} + \times \left(1 + \frac{2R_{F}}{R_{G}}\right) \end{aligned}$$

$$V_{OCM} = V_{RFF} = 0V$$

Where:

$$V_{RFF} = 0V$$

$$R_{F1} = R_{F2} = R_{F}$$

EL5378 have a separate I_{N^-} pin and REF pin. It can be used as a single/differential ended to differential converter. The voltage applied at REF pin can set the output common mode voltage and the gain is one.

The gain setting for EL5378 is:

$$V_{ODM} = (V_{IN} + -V_{IN}^{-}) \times \left(1 + \frac{R_{F1} + R_{F2}}{R_{G}}\right)$$

$$V_{ODM} = (V_{IN} + -V_{IN}^{-}) \times \left(1 + \frac{2R_F}{R_G}\right)$$

$$V_{OCM} = V_{REF}$$

Where:

$$R_{F1} = R_{F2} = R_F$$




FIGURE 32.

Choice of Feedback Resistor and Gain Bandwidth Product

For gains greater than 1, the feedback resistor forms a pole with the parasitic capacitance at the inverting input. As this pole becomes smaller, the amplifier's phase margin is reduced. This causes ringing in the time domain and peaking in the frequency domain. Therefore, R_{F} has some maximum value that should not be exceeded for optimum performance. If a large value of R_{F} must be used, a small capacitor in the few Pico farad range in parallel with R_{F} can help to reduce the ringing and peaking at the expense of reducing the bandwidth.

The bandwidth of the EL5178 and EL5378 depends on the load and the feedback network. $R_{\textrm{F}}$ and $R_{\textrm{G}}$ appear in parallel with the load for gains other than 1. As this combination gets smaller, the bandwidth falls off. Consequently, $R_{\textrm{F}}$ also has a minimum value that should not be exceeded for optimum bandwidth performance. For the gains other than 1, optimum response is obtained with $R_{\textrm{F}}$ between 500Ω to $1k\Omega$.

The EL5178 and EL5378 have a gain bandwidth product of 350MHz for $R_{LD} = 1k\Omega$. For gains \geq 5, its bandwidth can be predicted by the following equation:

 $Gain \times BW = 300MHz$

Driving Capacitive Loads and Cables

The EL5178 and EL5378 can drive 23pF differential capacitor in parallel with 200 Ω differential load with less than 5dB of peaking at gain of 2. If less peaking is desired in applications, a small series resistor (usually between 5Ω to 50Ω) can be placed in series with each output to eliminate most peaking. However, this will reduce the gain slightly. If the gain setting is greater than 2, the gain resistor R_G can then be chosen to make up for any gain loss which may be created by the additional series resistor at the output.

When used as a cable driver, double termination is always recommended for reflection-free performance. For those applications, a back-termination series resistor at the amplifier's output will isolate the amplifier from the cable and allow extensive capacitive drive. However, other applications may have high capacitive loads without a back-termination resistor. Again, a small series resistor at the output can help to reduce peaking.

Disable/Power-Down (for EL5378 only)

The EL5378 can be disabled and placed its outputs in a high impedance state. The turn off time is about 1.2µs and the turn on time is about 130ns. When disabled, the amplifier's supply current is reduced to 1.7µA for I_S+ and 120µA for I_S- typically, thereby effectively eliminating the power consumption. The amplifier's power down can be controlled by standard CMOS signal levels at the EN pin. The applied logic signal is relative to V_S+ pin. Letting the \overline{EN} pin float or applying a signal that is less than 1.5V below V_S+ will enable the amplifier. The amplifier will be disabled when the signal at \overline{EN} pin is above V_S+ - 0.5V.

Output Drive Capability

The EL5178 and EL5378 have internal short circuit protection. Its typical short circuit current is ±60mA. If the output is shorted indefinitely, the power dissipation could easily increase such that the part will be destroyed. Maximum reliability is maintained if the output current never exceeds ±60mA. This limit is set by the design of the internal metal interconnections.

Power Dissipation

With the high output drive capability of the EL5178 and EL5378. It is possible to exceed the +135°C absolute maximum junction temperature under certain load current conditions. Therefore, it is important to calculate the maximum junction temperature for the application to determine if the load conditions or package types need to be modified for the amplifier to remain in the safe operating area.

The maximum power dissipation allowed in a package is determined according to:

$$PD_{MAX} = \frac{T_{JMAX} - T_{AMAX}}{\Theta_{JA}}$$

Where:

T_{JMAX} = Maximum junction temperature

T_{AMAX} = Maximum ambient temperature

 θ_{JA} = Thermal resistance of the package

The maximum power dissipation actually produced by an IC is the total quiescent supply current times the total power supply voltage, plus the power in the IC due to the load, or:

$$PD \; = \; i \times \left(V_S \times I_{SMAX} + V_S \times \frac{\Delta V_O}{R_{LD}} \right) \label{eq:pd}$$

Where:

V_S = Total supply voltage

I_{SMAX} = Maximum quiescent supply current per channel

 ΔV_{O} = Maximum differential output voltage of the application

R_{LD} = Differential load resistance

I_{LOAD} = Load current

i = Number of channels

By setting the two ${\sf PD}_{\sf MAX}$ equations equal to each other, we can solve the output current and ${\sf R}_{\sf LD}$ to avoid the device overheat.

Power Supply Bypassing and Printed Circuit Board Layout

As with any high frequency device, a good printed circuit board layout is necessary for optimum performance. Lead lengths should be as sort as possible. The power supply pin must be well bypassed to reduce the risk of oscillation. For normal single supply operation, where the V_S- pin is connected to the ground plane, a single 4.7µF tantalum capacitor in parallel with a 0.1µF ceramic capacitor from V_S+ to GND will suffice. This same capacitor combination should be placed at each supply pin to ground if split supplies are to be used. In this case, the V_S- pin becomes the negative supply rail.

For good AC performance, parasitic capacitance should be kept to minimum. Use of wire wound resistors should be avoided because of their additional series inductance. Use of sockets should also be avoided if possible. Sockets add parasitic inductance and capacitance that can result in compromised performance. Minimizing parasitic capacitance at the amplifier's inverting input pin is very important. The feedback resistor should be placed very close to the inverting input pin. Strip line design techniques are recommended for the signal traces.

Typical Applications






FIGURE 33. TWISTED PAIR CABLE RECEIVER

As the signal is transmitted through a cable, the high frequency signal will be attenuated. One way to compensate this loss is to boost the high frequency gain at the receiver side.

intersil FN7491.3 May 16, 2007




$$(HF)Gain = 1 + \frac{2R_F}{R_G \parallel R_{GC}}$$





$$f_H \cong \frac{1}{2\pi R_{GC}C_C}$$

FIGURE 34. TRANSMIT EQUALIZER

Small Outline Package Family (SO)







MDP0027

SMALL OUTLINE PACKAGE FAMILY (SO)


	INCHES								
SYMBOL	SO-8	SO-14	SO16 (0.150")	SO16 (0.300") (SOL-16)	SO20 (SOL-20)	SO24 (SOL-24)	SO28 (SOL-28)	TOLERANCE	NOTES
Α	0.068	0.068	0.068	0.104	0.104	0.104	0.104	MAX	-
A1	0.006	0.006	0.006	0.007	0.007	0.007	0.007	±0.003	-
A2	0.057	0.057	0.057	0.092	0.092	0.092	0.092	±0.002	-
b	0.017	0.017	0.017	0.017	0.017	0.017	0.017	±0.003	-
С	0.009	0.009	0.009	0.011	0.011	0.011	0.011	±0.001	-
D	0.193	0.341	0.390	0.406	0.504	0.606	0.704	±0.004	1, 3
E	0.236	0.236	0.236	0.406	0.406	0.406	0.406	±0.008	-
E1	0.154	0.154	0.154	0.295	0.295	0.295	0.295	±0.004	2, 3
е	0.050	0.050	0.050	0.050	0.050	0.050	0.050	Basic	-
L	0.025	0.025	0.025	0.030	0.030	0.030	0.030	±0.009	-
L1	0.041	0.041	0.041	0.056	0.056	0.056	0.056	Basic	-
h	0.013	0.013	0.013	0.020	0.020	0.020	0.020	Reference	-
N	8	14	16	16	20	24	28	Reference	-


NOTES


Rev. M 2/07


- 1. Plastic or metal protrusions of 0.006" maximum per side are not included.
- 2. Plastic interlead protrusions of 0.010" maximum per side are not included.
- 3. Dimensions "D" and "E1" are measured at Datum Plane "H".
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994

Mini SO Package Family (MSOP)









MDP0043 MINI SO PACKAGE FAMILY


	MILLIMETERS			
SYMBOL	MSOP8	MSOP10	TOLERANCE	NOTES
Α	1.10	1.10	Max.	-
A1	0.10	0.10	±0.05	-
A2	0.86	0.86	±0.09	-
b	0.33	0.23	+0.07/-0.08	-
С	0.18	0.18	±0.05	-
D	3.00	3.00	±0.10	1, 3
E	4.90	4.90	±0.15	-
E1	3.00	3.00	±0.10	2, 3
е	0.65	0.50	Basic	-
L	0.55	0.55	±0.15	-
L1	0.95	0.95	Basic	-
N	8	10	Reference	-


Rev. D 2/07


NOTES:


- 1. Plastic or metal protrusions of 0.15mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25mm maximum per side are not included.
- 3. Dimensions "D" and "E1" are measured at Datum Plane "H".
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994.

Quarter Size Outline Plastic Packages Family (QSOP)









MDP0040

QUARTER SIZE OUTLINE PLASTIC PACKAGES FAMILY

	INCHES				
SYMBOL	QSOP16	QSOP24	QSOP28	TOLERANCE	NOTES
Α	0.068	0.068	0.068	Max.	-
A1	0.006	0.006	0.006	±0.002	-
A2	0.056	0.056	0.056	±0.004	-
b	0.010	0.010	0.010	±0.002	-
С	0.008	0.008	0.008	±0.001	-
D	0.193	0.341	0.390	±0.004	1, 3
Е	0.236	0.236	0.236	±0.008	-
E1	0.154	0.154	0.154	±0.004	2, 3
е	0.025	0.025	0.025	Basic	-
L	0.025	0.025	0.025	±0.009	-
L1	0.041	0.041	0.041	Basic	-
N	16	24	28	Reference	-

Rev. F 2/07

FN7491.3

May 16, 2007

NOTES:

- Plastic or metal protrusions of 0.006" maximum per side are not included.
- Plastic interlead protrusions of 0.010" maximum per side are not included.
- 3. Dimensions "D" and "E1" are measured at Datum Plane "H".
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

intersil