

550MHz Differential Line Receivers

The EL5175 and EL5375 are single and triple high bandwidth amplifiers designed to extract the difference signal from noisy environments. They are primarily targeted for applications such as receiving signals from twisted-pair lines or any application where common mode noise injection is likely to occur.

The EL5175 and EL5375 are stable for a gain of one and requires two external resistors to set the voltage gain for each channel.

The output common mode level is set by the reference pin (V_{REF}), which has a -3dB bandwidth of over 450MHz. Generally, this pin is grounded but it can be tied to any voltage reference.

The output can deliver a maximum of $\pm 60\text{mA}$ and is short circuit protected to withstand a temporary overload condition.

The EL5175 is available in the 8 Ld SOIC and 8 Ld MSOP packages and the EL5375 in the 24 Ld QSOP package. All are specified for operation over the full -40°C to $+85^{\circ}\text{C}$ temperature range.


Features

- Differential input range $\pm 2.3\text{V}$
- 550MHz 3dB bandwidth
- 900V/ μs slew rate
- 60mA maximum output current
- Single 5V or dual $\pm 5\text{V}$ supplies
- Low power, 9.6mA per channel
- Pb-free plus anneal available (RoHS compliant)

Applications

- Twisted-pair receivers
- Differential line receivers
- VGA over twisted-pair
- ADSL/HDSL receivers
- Differential to single-ended amplification
- Reception of analog signals in a noisy environment

Pinouts



Ordering Information

PART NUMBER	PART MARKING	TAPE & REEL	PACKAGE	PKG. DWG. #
EL5175IS	5175IS	-	8 Ld SOIC (150 mil)	MDP0027
EL5175IS-T7	5175IS	7"	8 Ld SOIC (150 mil)	MDP0027
EL5175IS-T13	5175IS	13"	8 Ld SOIC (150 mil)	MDP0027
EL5175ISZ (Note)	5175ISZ	-	8 Ld SOIC (Pb-free) (150 mil)	MDP0027
EL5175ISZ-T7 (Note)	5175ISZ	7"	8 Ld SOIC (Pb-free) (150 mil)	MDP0027
EL5175ISZ-T13 (Note)	5175ISZ	13"	8 Ld SOIC (Pb-free) (150 mil)	MDP0027
EL5175IY	5	-	8 Ld MSOP (3.0mm)	MDP0043
EL5175IY-T7	5	7"	8 Ld MSOP (3.0mm)	MDP0043
EL5175IY-T13	5	13"	8 Ld MSOP (3.0mm)	MDP0043
EL5175IYZ (Note)	BAAAB	-	8 Ld MSOP (Pb-free) (3.0mm)	MDP0043
EL5175IYZ-T7 (Note)	BAAAB	7"	8 Ld MSOP (Pb-free) (3.0mm)	MDP0043
EL5175IYZ-T13 (Note)	BAAAB	13"	8 Ld MSOP (Pb-free) (3.0mm)	MDP0043
EL5375IU	EL5375IU	-	24 Ld QSOP (150 mil)	MDP0040
EL5375IU-T7	EL5375IU	7"	24 Ld QSOP (150 mil)	MDP0040
EL5375IU-T13	EL5375IU	13"	24 Ld QSOP (150 mil)	MDP0040
EL5375IUZ (Note)	EL5375IUZ	-	24 Ld QSOP (Pb-free) (150 mil)	MDP0040
EL5375IUZ-T7 (Note)	EL5375IUZ	7"	24 Ld QSOP (Pb-free) (150 mil)	MDP0040
EL5375IUZ-T13 (Note)	EL5375IUZ	13"	24 Ld QSOP (Pb-free) (150 mil)	MDP0040

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

Absolute Maximum Ratings ($T_A = +25^\circ\text{C}$)

Supply Voltage (V_{S+} to V_{S-})12V
 Maximum Output Current. $\pm 60\text{mA}$

Thermal Information

Operating Junction Temperature $+135^\circ\text{C}$
 Ambient Operating Temperature -40°C to $+85^\circ\text{C}$
 Storage Temperature Range -65°C to $+150^\circ\text{C}$
 Pb-free reflow profile see link below
<http://www.intersil.com/pbfree/Pb-FreeReflow.asp>

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_J = T_C = T_A$

Electrical Specifications $V_{S+} = +5\text{V}$, $V_{S-} = -5\text{V}$, $T_A = +25^\circ\text{C}$, $V_{IN} = 0\text{V}$, $R_L = 500\Omega$, $R_F = 0$, $R_G = \text{OPEN}$, $C_L = 2.7\text{pF}$, Unless Otherwise Specified.

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
AC PERFORMANCE						
BW	-3dB Bandwidth	$A_V = 1$, $C_L = 2.7\text{pF}$		550		MHz
		$A_V = 2$, $R_F = 806$, $C_L = 2.7\text{pF}$		190		MHz
		$A_V = 10$, $R_F = 806$, $C_L = 2.7\text{pF}$		20		MHz
BW	$\pm 0.1\text{dB}$ Bandwidth	$A_V = 1$, $C_L = 2.7\text{pF}$		60		MHz
SR	Slew Rate	$V_{OUT} = 3V_{P-P}$, 20% to 80%, $R_L = 100\Omega$		600		V/ μs
		$V_{OUT} = 3V_{P-P}$, 20% to 80%, $R_L = 500\Omega$		900		V/ μs
t_{STL}	Settling Time to 0.1%	$V_{OUT} = 2V_{P-P}$		10		ns
t_{OVR}	Output Overdrive Recovery time			20		ns
GBWP	Gain Bandwidth Product			200		MHz
V_{REFBW} (-3dB)	V_{REF} -3dB Bandwidth	$A_V = 1$, $C_L = 2.7\text{pF}$		450		MHz
V_{REFSR}	V_{REF} Slew Rate	$V_{OUT} = 2V_{P-P}$, 20% to 80%		1000		V/ μs
V_N	Input Voltage Noise	at $f = 10\text{kHz}$		21		nV/ $\sqrt{\text{Hz}}$
I_N	Input Current Noise	at $f = 10\text{kHz}$		2.7		pA/ $\sqrt{\text{Hz}}$
HD2	Second Harmonic Distortion	$V_{OUT} = 1V_{P-P}$, 5MHz		-70		dBc
HD2	Second Harmonic Distortion	$V_{OUT} = 1V_{P-P}$, 5MHz		-66		dBc
HD3	Third Harmonic Distortion	$V_{OUT} = 1V_{P-P}$, 5MHz		-94		dBc
HD3	Third Harmonic Distortion	$V_{OUT} = 1V_{P-P}$, 5MHz		-84		dBc
dG	Differential Gain at 3.58MHz	$R_L = 150\Omega$, $A_V = 2$		0.1		%
d θ	Differential Phase at 3.58MHz	$R_L = 150\Omega$, $A_V = 2$		0.1		°
e_S	Channel Separation (EL5375)	at $f = 100\text{kHz}$		90		dB
INPUT CHARACTERISTICS						
V_{OS}	Input Referred Offset Voltage	EL5175		-3	± 40	mV
		EL5375		-3	± 30	mV
I_{IN}	Input Bias Current (V_{IN} , V_{INB} , V_{REF})		-25	-12.5	-6	μA
R_{IN}	Differential Input Resistance			150		k Ω
C_{IN}	Differential Input Capacitance			1		pF
DMIR	Differential Mode Input Range		± 2.1	± 2.3	± 2.5	V
CMIR	Common Mode Input Range at V_{IN+} , V_{IN-}		-4.3		+3.3	V
V_{REFIN}	Reference Input Voltage Range	$V_{IN+} = V_{IN-} = 0\text{V}$	-3.6		3.3	V

EL5175, EL5375



Electrical Specifications $V_{S+} = +5V$, $V_{S-} = -5V$, $T_A = +25^{\circ}C$, $V_{IN} = 0V$, $R_L = 500\Omega$, $R_F = 0$, $R_G = OPEN$, $C_L = 2.7pF$, Unless Otherwise Specified. **(Continued)**

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
CMRR	Input Common Mode Rejection Ratio	V _{IN} = ±2.5V	75	95		dB
Gain	Gain Accuracy	EL5175, V _{IN} = 1V	0.979	0.994	1.009	V
		EL5375, V _{IN} = 1V	0.977	0.992	1.007	V
OUTPUT CHARACTERISTICS						
V _{OUT}	Positive Output Voltage Swing	R _L = 500Ω to GND	3.3	3.54		V
	Negative Output Voltage Swing	R _L = 500Ω to GND		-3.95	-3.6	V
I _{OUT} (Max)	Maximum Output Current	R _L = 10Ω	±40	±67		mA
R _{OUT}	Output Impedance			130		mΩ
SUPPLY						
V _{SUPPLY}	Supply Operating Range	V _{S+} to V _{S-}	4.75		11	V
I _S (on)	Power Supply Current Per Channel - Enabled		8	9.6	11	mA
I _S (off) ⁺	Positive Power Supply Current - Disabled	$\overline{EN}$ pin tied to 4.8V, EL5175		80	100	μA
		$\overline{EN}$ pin tied to 4.8V, EL5375		1.7	5	μA
I _S (off) ⁻	Negative Power Supply Current - Disabled		-150	-120	-90	μA
PSRR	Power Supply Rejection Ratio	V _S from ±4.5V to ±5.5V	45	56		dB
ENABLE						
t _{EN}	Enable Time			80		ns
t _{DS}	Disable Time			1.2		μs
V _{IH}	$\overline{EN}$ Pin Voltage for Power-up				V _{S+} - 1.5	V
V _{IL}	$\overline{EN}$ Pin Voltage for Shut-down		V _{S+} - 0.5			V
I _{IH-EN}	$\overline{EN}$ Pin Input Current High Per Channel	At V _{EN} = 5V		40	60	μA
I _{IL-EN}	$\overline{EN}$ Pin Input Current Low Per Channel	At V _{EN} = 0V	-10	-3		μA

Pin Descriptions

EL5175	EL5375	PIN NAME	PIN FUNCTION
1		FB	Feedback input
2		IN+	Non-inverting input
3		IN-	Inverting input
4		REF	Sets the common mode output voltage level to V_{REF}
5		$\overline{EN}$	Enabled when this pin is floating or the applied voltage $\leq V_{S+} - 1.5$
6		VS+	Positive supply voltage
7		VS-	Negative supply voltage
8		OUT	Output voltage
	1, 5, 9	REF1, 2, 3	Reference input, controls common-mode output voltage
	2, 6, 10	INP1, 2, 3	Non-inverting inputs
	3, 7, 11	INN1, 2, 3	Inverting inputs
	4, 8, 12, 18, 21, 24	NC	No connect, grounded for best crosstalk performance
	13, 16, 22	OUT1, 2, 3	Non-inverting outputs
	14, 17, 23	FB1, 2, 3	Feedback from outputs
	15	$\overline{EN}$	Enabled when this pin is floating or the applied voltage $\leq V_{S+} - 1.5$
	19	VSN	Negative supply
	20	VSP	Positive supply

Connection Diagrams



EL5175, EL5375

Typical Performance Curves




FIGURE 1. FREQUENCY RESPONSE vs SUPPLY VOLTAGE




FIGURE 2. FREQUENCY RESPONSE vs SUPPLY VOLTAGE







FIGURE 3. FREQUENCY RESPONSE vs VARIOUS GAIN

FIGURE 4. FREQUENCY RESPONSE vs C_L FIGURE 5. FREQUENCY RESPONSE vs C_L FIGURE 6. FREQUENCY RESPONSE FOR VARIOUS R_F

Typical Performance Curves (Continued)




FIGURE 7. FREQUENCY RESPONSE FOR V_{REF}




FIGURE 8. OPEN LOOP GAIN




FIGURE 9. OUTPUT IMPEDANCE vs FREQUENCY




FIGURE 10. PSRR vs FREQUENCY




FIGURE 11. CMRR vs FREQUENCY




FIGURE 12. VOLTAGE AND CURRENT NOISE vs FREQUENCY

Typical Performance Curves (Continued)




FIGURE 13. CHANNEL ISOLATION vs FREQUENCY (EL5375 ONLY)




FIGURE 14. HARMONIC DISTORTION vs OUTPUT VOLTAGE




FIGURE 15. HARMONIC DISTORTION vs LOAD RESISTANCE




FIGURE 16. HARMONIC DISTORTION vs FREQUENCY




FIGURE 17. SMALL SIGNAL TRANSIENT RESPONSE




FIGURE 18. LARGE SIGNAL TRANSIENT RESPONSE

Typical Performance Curves (Continued)




FIGURE 19. ENABLED RESPONSE




FIGURE 20. DISABLED RESPONSE




FIGURE 21. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE





FIGURE 22. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE

Simplified Schematic



Description of Operation and Application Information

Product Description

The EL5175 and EL5375 are wide bandwidth, low power and single/differential ended to single ended output amplifiers. The EL5175 is a single channel differential to single ended amplifier. The EL5375 is a triple channel differential to single ended amplifier. The EL5175 and EL5375 are internally compensated for closed loop gain of +1 or greater. Connected in gain of 1 and driving a 500Ω load, the EL5175 and EL5375 have a -3dB bandwidth of 550MHz. Driving a 150Ω load at gain of 2, the bandwidth is about 130MHz. The bandwidth at the REF input is about 450MHz. The EL5175 and EL5375 is available with a power down feature to reduce the power while the amplifier is disabled.

Input, Output, and Supply Voltage Range

The EL5175 and EL5375 have been designed to operate with a single supply voltage of 5V to 10V or a split supplies with its total voltage from 5V to 10V. The amplifiers have an input common mode voltage range from -4.3V to 3.3V for ±5V supply. The differential mode input range (DMIR) between the two inputs is about from -2.3V to +2.3V. The input voltage range at the REF pin is from -3.6V to 3.3V. If the input common mode or differential mode signal is outside the above-specified ranges, it will cause the output signal distorted.

The output of the EL5175 and EL5375 can swing from -3.9V to 3.5V at 500Ω load at ±5V supply. As the load resistance becomes lower, the output swing is reduced respectively.

Over All Gain Settings

The gain setting for the EL5175 and EL5375 is similar to the conventional operational amplifier. The output voltage is equal to the difference of the inputs plus V_{REF} and then times the gain.

$$V_O = (V_{IN+} - V_{IN-} + V_{REF}) \times \left(1 + \frac{R_F}{R_G}\right)$$




FIGURE 23.

Choice of Feedback Resistor and Gain Bandwidth Product

For applications that require a gain of +1, no feedback resistor is required. Just short the OUT+ pin to FBP pin and OUT- pin to FBN pin. For gains greater than +1, the feedback resistor forms a pole with the parasitic capacitance at the inverting input. As this pole becomes smaller, the amplifier's phase margin is reduced. This causes ringing in the time domain and peaking in the frequency domain. Therefore, R_F has some maximum value that should not be exceeded for optimum performance. If a large value of R_F must be used, a small capacitor in the few Pico farad range in parallel with R_F can help to reduce the ringing and peaking at the expense of reducing the bandwidth.

The bandwidth of the EL5175 and EL5375 depends on the load and the feedback network. R_F and R_G appear in parallel with the load for gains other than +1. As this combination gets smaller, the bandwidth falls off.

Consequently, R_F also has a minimum value that should not be exceeded for optimum bandwidth performance. For gain of +1, $R_F = 0$ is optimum. For the gains other than +1, optimum response is obtained with R_F between 500Ω to 1kΩ. For $A_V = 2$ and $R_F = R_G = 806\Omega$, the BW is about 190MHz and the frequency response is very flat.

The EL5175 and EL5375 have a gain bandwidth product of 200MHz. For gains ≥ 5 , its bandwidth can be predicted by the following equation:

$$\text{Gain} \times \text{BW} = 200\text{MHz}$$

Driving Capacitive Loads and Cables

The EL5175 and EL5375 can drive 15pF capacitance in parallel with 500Ω load to ground with less than 4.5dB of peaking at gain of +1. If less peaking is desired in applications, a small series resistor (usually between 5Ω to 50Ω) can be placed in series with each output to eliminate most peaking. However, this will reduce the gain slightly. If the gain setting is greater than 1, the gain resistor R_G can then be chosen to make up for any gain loss which may be created by the additional series resistor at the output.

When used as a cable driver, double termination is always recommended for reflection-free performance. For those applications, a back-termination series resistor at the amplifier's output will isolate the amplifier from the cable and allow extensive capacitive drive. However, other applications may have high capacitive loads without a back-termination resistor. Again, a small series resistor at the output can help to reduce peaking.

Disable/Power-Down

The EL5175 and EL5375 can be disabled and placed its outputs in a high impedance state. The turn off time is about 1.2μs and the turn on time is about 80ns. When disabled, the amplifier's supply current is reduced to 80μA for I_{S+} and

120µA for I_{S-} typically, thereby effectively eliminating the power consumption. The amplifier's power down can be controlled by standard CMOS signal levels at the ENABLE pin. The applied logic signal is relative to V_{S+} pin. Letting the $\overline{EN}$ pin float or applying a signal that is less than 1.5V below V_{S+} will enable the amplifier. The amplifier will be disabled when the signal at $\overline{EN}$ pin is above $V_{S+} - 0.5V$. If a TTL signal is used to control the enabled/disabled function, Figure 22 could be used to convert the TTL signal to CMOS signal.




FIGURE 24.

Output Drive Capability

The EL5175 and EL5375 have internal short circuit protection. Its typical short circuit current is $\pm 67mA$. If the output is shorted indefinitely, the power dissipation could easily increase such that the part will be destroyed. Maximum reliability is maintained if the output current never exceeds $\pm 60mA$. This limit is set by the design of the internal metal interconnections.

Power Dissipation

With the high output drive capability of the EL5175 and EL5375. It is possible to exceed the 135°C absolute maximum junction temperature under certain load current conditions. Therefore, it is important to calculate the maximum junction temperature for the application to determine if the load conditions or package types need to be modified for the amplifier to remain in the safe operating area.

The maximum power dissipation allowed in a package is determined according to:

$$PD_{MAX} = \frac{T_{JMAX} - T_{AMAX}}{\theta_{JA}}$$

- T_{JMAX} = Maximum junction temperature
- T_{AMAX} = Maximum ambient temperature
- θ_{JA} = Thermal resistance of the package

Assume the REF pin is tied to GND for $V_S = \pm 5V$ application, the maximum power dissipation actually produced by an IC is the total quiescent supply current times the total power supply voltage, plus the power in the IC due to the load, or:

For sourcing:

$$PD_{MAX} = \left[V_S \times I_{SMAX} + (V_{S+} - V_{OUT}) \times \frac{V_{OUT}}{R_{LOAD}} \right] \times i$$

For sinking:

$$PD_{MAX} = [V_S \times I_{SMAX} + (V_{OUT} - V_{S-}) \times I_{LOAD}] \times i$$

Where:

- V_S = Total supply voltage
- I_{SMAX} = Maximum quiescent supply current per channel
- V_{OUT} = Maximum output voltage of the application
- R_{LOAD} = Load resistance
- I_{LOAD} = Load current
- i = Number of channels

By setting the two PD_{MAX} equations equal to each other, we can solve the output current and R_{LOAD} to avoid the device overheat.

Power Supply Bypassing and Printed Circuit Board Layout

As with any high frequency device, a good printed circuit board layout is necessary for optimum performance. Lead lengths should be as short as possible. The power supply pin must be well bypassed to reduce the risk of oscillation. For normal single supply operation, where the V_{S-} pin is connected to the ground plane, a single 4.7µF tantalum capacitor in parallel with a 0.1µF ceramic capacitor from V_{S+} to GND will suffice. This same capacitor combination should be placed at each supply pin to ground if split supplies are to be used. In this case, the V_{S-} pin becomes the negative supply rail.

For good AC performance, parasitic capacitance should be kept to minimum. Use of wire wound resistors should be avoided because of their additional series inductance. Use of sockets should also be avoided if possible. Sockets add parasitic inductance and capacitance that can result in compromised performance. Minimizing parasitic capacitance at the amplifier's inverting input pin is very important. The feedback resistor should be placed very close to the inverting input pin. Strip line design techniques are recommended for the signal traces.

Typical Applications




FIGURE 25. TWISTED PAIR CABLE RECEIVER

As the signal is transmitted through a cable, the high frequency signal will be attenuated. One way to compensate this loss is to boost the high frequency gain at the receiver side.




FIGURE 26. COMPENSATED LINE RECEIVER


Level Shifter and Signal Summer

The EL5175 and EL5375 contains two pairs of differential pair input stages. It makes the inputs are all high impedance inputs. To take advantage of the two high impedance inputs, the EL5175 and EL5375 can be used as a signal summer to add two signals together. Like, one signal can be applied to V_{IN+} , the second signal can be applied to REF and V_{IN-} is ground. The output is equal to:

$$V_O = (V_{IN+} + V_{REF}) \times \text{Gain}$$

Also, the EL5175 and EL5375 can be used as a level shifter by applying a level control signal to the REF input.

Small Outline Package Family (SO)



MDP0027

SMALL OUTLINE PACKAGE FAMILY (SO)





SYMBOL	INCHES							TOLERANCE	NOTES
	SO-8	SO-14	SO16 (0.150")	SO16 (0.300") (SOL-16)	SO20 (SOL-20)	SO24 (SOL-24)	SO28 (SOL-28)		
A	0.068	0.068	0.068	0.104	0.104	0.104	0.104	MAX	-
A1	0.006	0.006	0.006	0.007	0.007	0.007	0.007	±0.003	-
A2	0.057	0.057	0.057	0.092	0.092	0.092	0.092	±0.002	-
b	0.017	0.017	0.017	0.017	0.017	0.017	0.017	±0.003	-
c	0.009	0.009	0.009	0.011	0.011	0.011	0.011	±0.001	-
D	0.193	0.341	0.390	0.406	0.504	0.606	0.704	±0.004	1, 3
E	0.236	0.236	0.236	0.406	0.406	0.406	0.406	±0.008	-
E1	0.154	0.154	0.154	0.295	0.295	0.295	0.295	±0.004	2, 3
e	0.050	0.050	0.050	0.050	0.050	0.050	0.050	Basic	-
L	0.025	0.025	0.025	0.030	0.030	0.030	0.030	±0.009	-
L1	0.041	0.041	0.041	0.056	0.056	0.056	0.056	Basic	-
h	0.013	0.013	0.013	0.020	0.020	0.020	0.020	Reference	-
N	8	14	16	16	20	24	28	Reference	-

Rev. M 2/07

NOTES:

1. Plastic or metal protrusions of 0.006" maximum per side are not included.
2. Plastic interlead protrusions of 0.010" maximum per side are not included.
3. Dimensions "D" and "E1" are measured at Datum Plane "H".
4. Dimensioning and tolerancing per ASME Y14.5M-1994

Mini SO Package Family (MSOP)



MDP0043

MINI SO PACKAGE FAMILY


SYMBOL	MILLIMETERS		TOLERANCE	NOTES
	MSOP8	MSOP10		
A	1.10	1.10	Max.	-
A1	0.10	0.10	±0.05	-
A2	0.86	0.86	±0.09	-
b	0.33	0.23	+0.07/-0.08	-
c	0.18	0.18	±0.05	-
D	3.00	3.00	±0.10	1, 3
E	4.90	4.90	±0.15	-
E1	3.00	3.00	±0.10	2, 3
e	0.65	0.50	Basic	-
L	0.55	0.55	±0.15	-
L1	0.95	0.95	Basic	-
N	8	10	Reference	-

Rev. D 2/07

NOTES:

1. Plastic or metal protrusions of 0.15mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25mm maximum per side are not included.
3. Dimensions "D" and "E1" are measured at Datum Plane "H".
4. Dimensioning and tolerancing per ASME Y14.5M-1994.

Quarter Size Outline Plastic Packages Family (QSOP)



MDP0040

QUARTER SIZE OUTLINE PLASTIC PACKAGES FAMILY

SYMBOL	INCHES			TOLERANCE	NOTES
	QSOP16	QSOP24	QSOP28		
A	0.068	0.068	0.068	Max.	-
A1	0.006	0.006	0.006	±0.002	-
A2	0.056	0.056	0.056	±0.004	-
b	0.010	0.010	0.010	±0.002	-
c	0.008	0.008	0.008	±0.001	-
D	0.193	0.341	0.390	±0.004	1, 3
E	0.236	0.236	0.236	±0.008	-
E1	0.154	0.154	0.154	±0.004	2, 3
e	0.025	0.025	0.025	Basic	-
L	0.025	0.025	0.025	±0.009	-
L1	0.041	0.041	0.041	Basic	-
N	16	24	28	Reference	-

Rev. F 2/07

NOTES:

1. Plastic or metal protrusions of 0.006" maximum per side are not included.
2. Plastic interlead protrusions of 0.010" maximum per side are not included.
3. Dimensions "D" and "E1" are measured at Datum Plane "H".
4. Dimensioning and tolerancing per ASME Y14.5M-1994.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.

Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com