L9935

## Two-phase stepper motor driver

## Feature summary

■ $2 \times 1.1 \mathrm{~A}$ full bridge outputs
■ Integrated chopping current regulation
■ Minimized power dissipation during flyback
■ Output stages with controlled output voltage slopes to reduce electromagnetic radiation

- Short-circuit protection of all outputs

■ Error-flag for over load, open load and over temperature pre alarm

■ Delayed channel switch on to reduce peak currents

■ Max. operating supply voltage 24 V

- Standby consumption typically $40 \mu \mathrm{~A}$
- Serial interface (SPI)



## Description

The L9935 is a two-phase stepper motor driver circuit suited to drive bipolar stepper motors.

The device can be controlled by a serial interface (SPI). All protections required to design a well protected system (short-circuit, over temperature, cross conduction etc.) are integrated.

Table 1. Device summary

| Order code | Package | Packing |
| :---: | :---: | :---: |
| L9935 | PowerSO-20 | Tube |
| L9935013TR | PowerSO-20 | Tape and reel |

## Contents

1 Block diagram ..... 6
2 Pin description ..... 7
3 Electrical specifications ..... 8
3.1 Absolute maximum ratings ..... 8
3.2 Thermal data ..... 8
3.3 Electrical characteristics ..... 9
4 Application hints ..... 11
5 Functional description ..... 12
5.1 Basic structure ..... 12
5.2 Full bridge function ..... 13
5.2.1 No current ..... 13
5.2.2 Turning on ..... 13
5.2.3 Chopping ..... 13
5.2.4 Reversing phase ..... 14
5.2.5 Chopper control by oscillator ..... 14
5.3 Protection and diagnosis functions ..... 15
5.4 Short from an output to the supply voltage $\mathrm{V}_{\mathrm{S}}$ ..... 15
5.5 Diagnosis of a short to $\mathrm{V}_{\mathrm{S}}$ ..... 16
5.6 Short from an output to ground ..... 17
5.7 Diagnosis of a short to ground ..... 17
5.8 Shorted load ..... 17
5.9 Diagnosis of a shorted load ..... 17
5.10 Open load ..... 17
5.10.1 Over temperature pre alarm ..... 18
5.11 Application hints using a high resistive stepper motor ..... 18
5.11.1 Startup behavior ..... 18
5.12 Limitation of the diagnosis ..... 19
5.13 Serial data interface (SPI) ..... 19
5.13.1 Startup of the serial data interface ..... 20
5.14 Test condition for all propagation times ..... 21
5.15 Cascading several devices ..... 22
5.16 Application information ..... 23
5.17 Electromagnetic emission classification (EME) ..... 25
6 Package information ..... 27
7 Revision history ..... 28

## List of tables

Table 1. Device summary ..... 1
Table 2. Pin function ..... 7
Table 3. Absolute maximum ratings ..... 8
Table 4. Thermal data. ..... 8
Table 5. Electrical characteristics ..... 9
Table 6. Current setting ..... 12
Table 7. High and low resistive motor (error bits) ..... 18
Table 8. Diagnosis description - bit7 and bit6 ..... 19
Table 9. Test condition for all propagation times ..... 21
Table 10. Full step mode control sequences and diagnosis response ..... 23
Table 11. Half step mode control sequences and diagnosis response ..... 24
Table 12. Electromagnetic emission ..... 25
Table 13. Document revision history ..... 28

## List of figures

Figure 1. Block diagram ..... 6
Figure 2. Pin connection (top view) ..... 7
Figure 3. General application circuit proposal ..... 11
Figure 4. Typical average load current dependence on $\mathrm{R}_{\text {Sense }}$. ..... 12
Figure 5. Displays a full bridge including the current sense circuit. ..... 13
Figure 6. Principal chopper control circuit. ..... 14
Figure 7. Pulse diagram to explain offset chopping. ..... 15
Figure 8. Normal PWM current versus short circuit current and detection of short to $\mathrm{V}_{\mathrm{S}}$. ..... 16
Figure 9. SPI data/clock timing ..... 20
Figure 10. Cascading several stepper motor drivers ..... 22
Figure 11. Control sequence for 3 Stepper motor drivers ..... 22
Figure 12. Paralleling several devices ..... 22
Figure 13. State diagram ..... 25
Figure 14. EMC compatibility for L9935 ..... 26
Figure 15. PowerSO-20 mechanical data and package dimensions ..... 27

## 1 Block diagram

Figure 1. Block diagram


## 2 Pin description

Figure 2. Pin connection (top view)


Table 2. Pin function

| Pin No | Name | Description |
| :---: | :---: | :--- |
| $1,10,11,20$ | GND | Ground. (All ground pins are internally connected to the frame of the <br> device). |
| 2 | OUT $_{\text {A1 }}$ | Output1 of full bridge 1 |
| 3 | SCK | Clock for serial interface (SPI) |
| 4 | SDI | Serial data input |
| 5 | SDO | Serial data output |
| 6 | VCC | 5 V logic supply voltage |
| 7 | $\mathrm{CSN}^{2}$ | Chip select (Low active) |
| 8 | $\overline{\mathrm{EN}}$ | Enable (Low active) |
| 9 | OUT $_{\mathrm{B} 1}$ | Output1of full bridge 2 |
| 12 | $\mathrm{SR}_{\mathrm{B}}$ | Current sense resistor of the chopper regulator for OUTB |
| 13 | OUT $_{\mathrm{B} 2}$ | Output 2 of full bridge 2 |
| 14 | CDRV | Charge pump buffer capacitor |
| 15 | OSC | Oscillator capacitor or external clock |
| 16 | $\mathrm{~V}_{\mathrm{S}}$ | Supply voltage |
| 17 | NC $^{18}$ | Not connected |
| 18 | OUT $_{\text {A2 }}$ | Output of full bridge 1 |
| 19 | SR $_{\text {A }}$ | Current sense resistor of the chopper regulator for OUT |

## 3 Electrical specifications

### 3.1 Absolute maximum ratings

Table 3. Absolute maximum ratings

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{S}}$ | DC supply voltage | -0.3 to 35 | V |
| $\mathrm{~V}_{\text {SPulsed }}$ | Pulsed supply voltage $\mathrm{T}<400 \mathrm{~ms}$ | -0.3 to 40 | V |
| $\mathrm{~V}_{\text {OUT (Ai/Bi) }}$ | Output voltages | internally clamped to $\mathrm{V}_{\mathrm{S}}$ <br> or GND depending on the <br> current direction |  |
| $\mathrm{I}_{\mathrm{OUT} \text { (Ai/Bi) }}$ | DC output currents <br> Peak output currents (T/tp $\geq 10)$ | $\pm 1.2$ <br> $\pm 2.5$ | A |
| $\mathrm{~V}_{\mathrm{SRA} / \mathrm{SRB}}$ | Sense resistor voltages | -0.3 to 6.2 | V |
| $\mathrm{~V}_{\mathrm{CC}}$ | Logic supply voltages | -0.3 to 6.2 | V |
| $\mathrm{~V}_{\mathrm{CDRV}}$ | Charge pump buffer voltage versus $\mathrm{V}_{\mathrm{S}}$ | -0.3 to 10 | V |
| $\mathrm{V}_{\mathrm{SCK}}, \mathrm{V}_{\mathrm{SDI}}$, <br> $\mathrm{V}_{\mathrm{CSN}}, \mathrm{V}_{\mathrm{EN}}$ | Logic input voltages | -2 to 8 | V |
| $\mathrm{~V}_{\mathrm{OSC}}, \mathrm{V}_{\mathrm{SDO}}$ | Oscillator voltage range, logic output | -0.3 to $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |

Note: $\quad$ Note: ESD for all pins, except pins SDO, SRA and SRB, are according to MIL883C, tested at 2 kV , corresponding to a maximum energy dissipation of 0.2 mJ . SDO, SRA and SRB pins are tested with 800 V .

### 3.2 Thermal data

Table 4. Thermal data

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\mathrm{th} \text { j-case }}$ | Typical thermal resistance junction to case | 5 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {thj-amb }}$ | Typical thermal resistance junction to ambient ( $6 \mathrm{~cm}^{2}$ ground plane $35 \mu \mathrm{~m}$ thickness) | 35 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {thj-amb, }}$ FR4 | Typical thermal resistance junction to ambient (soldered on a FR 4 board with through holes for heat transfer and external heat sink applied) | 8 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{T}_{\text {S }}$ | Storage temperature | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {SD }}$ | Typical thermal shut-down temperature | 180 | ${ }^{\circ} \mathrm{C}$ |

### 3.3 Electrical characteristics

Table 5. Electrical characteristics
$\left(8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 24 \mathrm{~V} ;-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{j}} \leq 150^{\circ} \mathrm{C} ; 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}\right.$, unless otherwise specified.) ${ }^{(1)}$

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply |  |  |  |  |  |  |
| $\mathrm{IS}_{85}$ | Total supply current $I_{S}+I_{\text {VCC }}$ (both bridges Off) | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=14 \mathrm{~V} ; \overline{\mathrm{EN}}=\mathrm{HIGH} ; \\ & \mathrm{T}_{\mathrm{J}} \leq 85^{\circ} \mathrm{C} \end{aligned}$ |  | 40 | 100 | $\mu \mathrm{A}$ |
| $I_{\text {SOP }}$ | Operating supply current | $\begin{aligned} & \mathrm{l} \text { OUT Ai/Bi }=0 ; \mathrm{f}_{\mathrm{OSC}}=30 \mathrm{kHz} \\ & \mathrm{~V}_{\mathrm{S}}=14 \mathrm{~V} \end{aligned}$ |  | 4.5 |  | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | 5 V supply current | $\overline{\mathrm{EN}}=\mathrm{LOW}$ |  | 1.4 | 10 | mA |
| Full bridges |  |  |  |  |  |  |
| R OUT, Sink | $\mathrm{R}_{\text {DSON }}$ of sink transistors | Current bit |  | 0.4 | 0.7 | $\Omega$ |
| R ${ }_{\text {OUT, Source }}$ | $\mathrm{R}_{\text {DSON }}$ of source transistors | combinations LL, LH, $\mathrm{V}_{\mathrm{S}} \geq 12 \mathrm{~V}$ |  | 0.4 | 0.7 | $\Omega$ |
| $\mathrm{R}_{\text {OUT8 }}$, Sink | $R_{\text {DSON }}$ of sink transistors + $\mathrm{R}_{\mathrm{DSON}}$ of source transistors | Current bit combinations LL, $\mathrm{LH}, \mathrm{V}_{\mathrm{S}}=8 \mathrm{~V}$ |  | 1.6 | 3 | $\Omega$ |
| $\mathrm{V}_{\text {FWD }}$ | Forward voltage of the DMOS body diodes | $\begin{aligned} & \overline{\mathrm{EN}}=\mathrm{HIGH} ; \mathrm{I}_{\mathrm{FWD}}=1 \mathrm{~A} ; \\ & \mathrm{V}_{\mathrm{S}} \geq 12 \mathrm{~V} \end{aligned}$ |  | 1 | 1.4 | V |
| $\mathrm{V}_{\text {REV }}$ | Reverse DMOS voltage | $\mathrm{EN}=\mathrm{LOW} \mathrm{I}_{\text {REV }}=1 \mathrm{~A}$ |  | 0.5 | 0.9 | V |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Rise and fall time of outputs $\mathrm{OUT}_{\mathrm{A} / \mathrm{Bi}}$ | $0.1 \ldots 0.9 \mathrm{~V}_{\text {OUT }} \mathrm{V}_{\mathrm{S}}=14 \mathrm{~V}$ <br> Chopping 550 mA | 0.3 | 0.6 | 1.5 | $\mu \mathrm{S}$ |
| Switch Off threshold of the chopper ( $\mathbf{R}_{\mathbf{1}} \cdot \mathbf{R}_{\mathbf{2}}=0.33 \Omega$ ) |  |  |  |  |  |  |
| $\mathrm{V}_{\text {SRHL }}$ | Voltage drops across $\mathrm{R}_{1} \cdot \mathrm{R}_{2}{ }^{(2)}$ (Voltage at Pin $\mathrm{SR}_{\mathrm{A}}$ or $\mathrm{SR}_{\mathrm{B}}$ vs. GND) | Bit 5, $2=\mathrm{H}$; Bit 4, 1 = L | 12 | 20 | 35 | mV |
| $\mathrm{V}_{\text {SRLH }}$ |  | Bit 5, $2=\mathrm{L}$; Bit 4, 1 $=\mathrm{H}$ | 160 | 180 | 210 | mV |
| $V_{\text {SRLL }}$ |  | Bit $5,4,2,1=L$ | 270 | 300 | 340 | mV |
| Enable input $\overline{\text { EN }}$ |  |  |  |  |  |  |
| $\mathrm{V}_{\text {EN High }}$ | High input voltage |  | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}- \\ & 1.2 \mathrm{~V} \end{aligned}$ |  |  | V |
| $\mathrm{V}_{\text {ENlow }}$ | Low input voltage |  |  |  | 1.2 | V |
| $\mathrm{V}_{\text {EN Hyst }}$ | Enable hysteresis |  | 0.1 |  |  | V |
| $\mathrm{I}_{\text {EN High }}$ | High input current | $\mathrm{V}_{\text {High }}=\mathrm{V}_{\mathrm{CC}}$ | -10 | 0 | 10 | $\mu \mathrm{A}$ |
| IEN Low | Low input current | $\mathrm{V}_{\text {Low }}=0 \mathrm{~V}$ | -3 | -10 | -30 | $\mu \mathrm{A}$ |
| Logic inputs SDI. SCK, CSN |  |  |  |  |  |  |
| $\mathrm{V}_{\text {HIGH }}$ | High input voltage | $\overline{\mathrm{EN}}=\mathrm{LOW}$ | 2.6 |  | 8 | V |
| V ${ }_{\text {LOW }}$ | Low input voltage |  | -0.3 |  | 1 | V |
| $\mathrm{V}_{\text {Hyst }}$ | Hysteresis |  | 0.8 | 1.2 | 1.6 | V |
| $\mathrm{I}_{\mathrm{HIGH}}$ | High input current | $\mathrm{V}_{\text {High }}=\mathrm{V}_{\mathrm{CC}}$ | -10 | 0 | 10 | $\mu \mathrm{A}$ |
| ILow | Low input current | $\mathrm{V}_{\text {Low }}=0 \mathrm{~V}$ | -3 | -10 | -30 | $\mu \mathrm{A}$ |

## Table 5. Electrical characteristics (continued)

$\left(8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 24 \mathrm{~V} ;-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{j}} \leq 150^{\circ} \mathrm{C} ; 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V} \text {, unless otherwise specified. }\right)^{(1)}$

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logic outputs (SDO) |  |  |  |  |  |  |
| $\mathrm{V}_{\text {SDO,High }}$ | High output voltage | $\mathrm{I}_{\text {SDO }}=-1 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}{ }^{-1}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}^{-}} \\ 0.17 \end{gathered}$ | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {SDO,Low }}$ | Low output voltage | $\mathrm{I}_{\mathrm{SDO}}=1 \mathrm{~mA}$ |  | 0.17 | 1 | V |
| Oscillator |  |  |  |  |  |  |
| $\mathrm{V}_{\text {OSC, }}$ | High peak voltage | EN = LOW | 2.2 | 2.46 | 2.6 | V |
| $\mathrm{V}_{\text {OSC, }}$ | Low peak voltage | EN = LOW | 1 | 1.23 | 1.4 | V |
| losc | Charging/discharging current |  | 45 | 62 | 80 | $\mu \mathrm{A}$ |
| fosc | Oscillator frequency | $\mathrm{C}_{\text {OSC }}=1 \mathrm{nF}$ | 20 | 25 | 31 | kHz |
| ${ }_{\text {Start }}$ | Oscillator startup time | EN $=$ High $\rightarrow$ Low | 2/fosc | $5 / f_{\text {osc }}$ | 8/fosc |  |
| Thermal protection |  |  |  |  |  |  |
| $\mathrm{T}_{\text {J-OFF }}$ | Thermal shut-down |  | 160 | 180 | 200 | ${ }^{\circ} \mathrm{C}$ |
|  | Temperature |  |  |  |  |  |
| $\mathrm{T}_{\text {J-ALM }}$ | Thermal pre alarm |  | 130 | 160 |  | ${ }^{\circ} \mathrm{C}$ |
| $\Delta \mathrm{T}_{\text {MGN }}$ | Margin pre alarm/shut-down |  | 10 | 20 | 30 | K |

1. Parameters are tested at $125^{\circ} \mathrm{C}$. Values at $140^{\circ} \mathrm{C}$ are guaranteed by design and correlation.
2. Currents of combinations LH and LL are sensed at the external resistors. The Current of bit combination HL is sensed internally and cannot be adjusted by changing the sense resistors.

## 4 Application hints

Figure 3. General application circuit proposal


C1 and C2 should be placed as close to the device as possible. Low ESR of C2 is advantageous. Peak currents through C 1 and C 2 may reach 2 A . Care should be taken that the resonance of $\mathrm{C} 1, \mathrm{C} 2$ together with supply wire inductances is not the chopping frequency or a multiple of it.

## 5 Functional description

### 5.1 Basic structure

The L9935 is a dual full bridge driver for inductive loads with a chopper current regulation.
Outputs A1 and A 2 belong to full bridge A Outputs B 1 and B 2 belong to full bridge B .
The polarity of the bridges can be controlled by bit0 and bit3 (for full bridge A, bit3, for full bridge B, bit0). Bit5, bit4 (for full bridge A) and bit2, bit1 (for full bridge B) control the currents. Bit3 high leads to output A1 high. Bit0 high leads to output B1 high.
Current setting Table 6 using a 0.33 W sense resistor.
Table 6. Current setting

| bit5, bit2 | bit4, bit1 | $\mathbf{I}_{\mathbf{Q x}}$ (Typ.) | $\mathbf{I}_{\mathbf{R X} / \text { max }}$ | Remark |
| :---: | :---: | :---: | :---: | :---: |
| H | H | 0 | $0 \%$ |  |
| H | L | 60 mA |  | internally sensed |
| L | H | 550 mA | $61 \%$ |  |
| L | L | 900 mA | $100 \%$ |  |

Figure 4. Typical average load current dependence on $\mathbf{R}_{\text {Sense }}$ -


### 5.2 Full bridge function

Figure 5. Displays a full bridge including the current sense circuit.


### 5.2.1 No current

Bit 5, bit 4 (corresponding bit 2 and bit1 for bridge $B$ ) both are HIGH, the current logic will inhibit all drivers $D_{11}, D_{12}, D_{21}, D_{22}$ turning off $M_{11}, M_{12}, M_{21}, M_{22}$ independently from the signal of the current sense comparator comp 1.

### 5.2.2 Turning on

Changing bit 5 or bit 4 or both to LOW will turn on either $M_{11}$ and $M_{22}$ or $M_{21}$ and $M_{12}$ (depending on the phase signal bit 3). Current will start to flow through the load. The current will be sensed by the drop across $R_{1}$.

The threshold of the comparator comp 1 depends on the current settings of bit 5 and bit 4. The current will rise until it exceeds the turn off threshold of comp 1.

### 5.2.3 Chopping

Exceeding the threshold of comp 1 the drive logic will turn off the sink transistor ( $\mathrm{M}_{12}$ or $\mathrm{M}_{22}$ ). The sink transistor periodically is turned on again by the oscillator. Immediately after turning on $\mathrm{M}_{12}$ or $\mathrm{M}_{22}$ the comparator comp 1 will be inhibited for a certain time to blank switch over spikes caused by capacitive load components up to 5 nF .

Turning off for example $\mathrm{M}_{12}$ will yield a flyback current through $\mathrm{D}_{11}$. (So now the free wheeling current flows through $\mathrm{M}_{21}$, the load and $\mathrm{D}_{11}$ ).

This leads to a slow current decay during flyback. Maximum duty cycles of more than 85\% (at $\mathrm{f}_{\mathrm{OSC}}=25 \mathrm{kHz}$ ) are possible. In this case current flows of both bridges will overlap (not shown in Figure 7).

### 5.2.4 Reversing phase

Suppose the current flowed via $\mathrm{M}_{21}$, the load and $\mathrm{M}_{12}$ before reversing phase. Reversing phase $M_{21}$ and $M_{12}$ will be turned off. So now the current will flow through $D_{22}$, the load and $\mathrm{D}_{11}$. This leads to a fast current decay.

### 5.2.5 Chopper control by oscillator

Both chopping circuits work with offset phase. One chopper will switch on the bridge at the maximum voltage of the oscillator while the other chopper will switch on the bridge at minimum voltage of the oscillator.

MS1 and MS2 blank switching spikes that could lead to errors of the current control circuit.
Figure 6. Principal chopper control circuit.


Figure 7. Pulse diagram to explain offset chopping.


Using offset chopping the changes of the supply current remain half as large as using non offset chopping.

Turning off the oscillator for example by shorting pin OSC to ground will hinder turning on of the bridges anymore after the comparators have generated a turn off signal.

External clocking is possible overdrives the charge and discharge currents of the oscillator for example with a push pull logic gate. So several devices can be synchronized.

### 5.3 Protection and diagnosis functions

The L9935 provides several protection functions and error detection functions. Current limitation usually is customer defined by the external current sense resistors. The current sensed there is used to regulate the current through the stepper motor windings by pulse width modulation. This PWM regulation protects the sink transistors. The source transistors are protected by an internal overcurrent shut down turning off the source transistors in case of overload.

Overload detection of the source transistor will turn off the bridge and set the corresponding error flag.

To turn on the bridge again a new byte must be written into the interface. (Rising slope of CSN resets the overload error flag).

Both bridges use the same flags. To locate which bridge is affected by an error the bridges can be tested individually (One bridge just is turned off to check for the error in the other bridge).

### 5.4 Short from an output to the supply voltage $\mathbf{V}_{\mathbf{S}}$

The current will be limited by the pulse width modulator. The sink transistor will turn off again after some microseconds. The transistor will periodically be turned on again by the oscillator

8 times. After having detected short 8 times the low side transistor will remain off until the next data transfer took place. After detection of a short to $\mathrm{V}_{\mathrm{S}}$ we suggest to turn off the corresponding bridge to reduce power dissipation for at least 1 ms .

### 5.5 Diagnosis of a short to $\mathbf{V}_{\mathbf{S}}$

During the short current through the sink transistor will rise more rapidly than under normal load conditions. Reaching a peak current of 1.5 times the maximum PWM current between typically $2 \mu \mathrm{~s}$ and $5 \mu \mathrm{~s}$
after turn on will be detected as a short to $\mathrm{V}_{\mathrm{S}}$.
Detecting a short the low side transistor will try to turn on again the next 7 trigger pulse of the oscillator.

Simultaneously the error flag will updated on each pulse.
Figure 8. Normal PWM current versus short circuit current and detection of short to $\mathrm{V}_{\mathrm{S}}$.


Between $t_{\text {on }}$ and $t_{\text {short }}$ the over current detection is totally blanked.
Between $t_{\text {short }}$ and $t_{\text {PWM }}$ the current threshold is set to 1.5 times the maximum PWM current ( 1.5 times the current of current setting LL).

Overcurrent now will set the error flag.
After $t_{\text {PWM }}$ the current threshold is the nominal PWM current set by the external resistor. Exceeding this current will just turn off the sink transistor. This is considered as normal operation. The error flag is detached from the comparator after $t_{\text {PWM }}$ SO no error flag is set during normal pulse width modulation.

### 5.6 Short from an output to ground

The current through the short will be detected by the protection of the source transistor. The source transistor will turn off exceeding a current of typically 1.8 A. Minimum overload detection current is 1.2 A. To obtain proper current regulation (by the sink transistors and not by source transistor shut down) the maximum current of the PWM regulator should be set to a maximum value of 1.1 A .

### 5.7 Diagnosis of a short to ground

Detecting an overload will set an overcurrent error (Error2 = LOW) (bit6). To reset the error flag a new byte must be written into the interface. (Reset of the error flag takes place at the rising slope of CSN).

### 5.8 Shorted load

With a shorted load both, the sink- and the source protection or the PWM alone will respond. In either case there will be no flyback pulse.

### 5.9 Diagnosis of a shorted load

Shorting the load two events may take place:

- overload (of the high side transistor) while low side transistor overcurrent is detected will set the following combinations:
bit6 = LOW
bit7 = HIGH
- overload is marginal. So the low side driver may turn off before overload is detected. This leads to the combination bit6 $=$ HIGH and bit7 $=$ LOW.


### 5.10 Open load

An open load will not lead to any flyback pulses. Error detection will take advantage of the flyback pulse. Missing the flyback pulse after reversing the polarity of a motor winding bit7 will become LOW.

Open load will not be tested in the low current mode (current bits HL ) to avoid the risk of instable diagnosis at low flyback currents. Open load immediately after reset or power down may on random be detected in the low current mode too. This diagnosis however will not persist longer than 8 changes of polarity.

We strongly suggest to test open load at a high current mode (combination LL).
While circuit clock speed passes the stepper motor resonant points during acceleration/deceleration phase, it can happen that flyback energy is temporarily insufficient for a proper open load detection. Under specific circumstances, pending on motor and load characteristics, this could lead to sporadic faulty open load error messages despite proper system operation. The recommended solution is an appropriate software filter approach.

### 5.10.1 Over temperature pre alarm

Typically 20K before thermal shut down takes place an over temperature pre alarm (bit7 and bit6 low) takes place. Typically over temperature pre alarm temperature is between $150{ }^{\circ} \mathrm{C}$ and $160^{\circ} \mathrm{C}$.

### 5.11 Application hints using a high resistive stepper motor

The L9935 was originally targeted on stepper chopping stepper motor application with typical resistances of $8 . .12 \Omega$. Using motors with higher resistance will work too but diagnosis behavior will slightly change. This paragraph shows the details that should be taken in account using diagnosis for high resistive motors.

### 5.11.1 Startup behavior

The device has simple digital filter to avoid triggering diagnosis at a single event that could be random noise. This digital filter needs 4 chopping pulses to settle. Using a high resistive motor this chopping does not take place. Instead the digital filter samples each time a polarity change takes place. So the first three response telegrams after reset may show an 'open load' error.

Table 7. High and low resistive motor (error bits)

| Input data | High resistive motor <br> (error bits) | Low resistive motor <br> (error bits) |
| :--- | :---: | :---: |
| Standby |  |  |
| $1^{\text {st }}$ telegram $(550 \mathrm{~mA}$ or 900 mA$)$ | HH | HH |
| Reverse phase $(550 \mathrm{~mA}$ or 900 mA$)$ | XH | HH |
| Reverse phase $(550 \mathrm{~mA}$ or 900 mA$)$ | XH | HH |
| Any data | XH | HH |
| Any data | HH | HH |

H means check for HIGH at the error bits.
$X$ means don't care because filter is not yet settled.

Using 75 mA chopping immediately after stand by:
The high resistive motor can be forced to chopping operation in the low current range. This leads to the same behavior as using a low resistive motor.

Short to $\mathrm{V}_{\mathrm{S}}$ detection using high resistive motors:
The short to $\mathrm{V}_{\mathrm{S}}$ flag is overwritten each time the chopper comparator responds. Having detected a short this flag only can be reset by reaching chopping operation or resetting the circuit ( $\mathrm{ENN}=1$ ). For a high resistive motor this leads to the following consequence: Once a short to VS is detected the error flag will persist even if the short is removed again until either a reset ( $\mathrm{ENN}=1$ ) or chopping (for example in 75 mA mode) has taken place. We suggest to return to operation once a short to VS was detected by using the low current mode to reset the flag.

### 5.12 Limitation of the diagnosis

The diagnosis depends on either detecting an overcurrent of more than typically 1.8 A through the source transistor or on not detecting a flyback pulse, or on detecting severe overcurrents of the sink transistor immediately after turn on.

- Small currents bypassing the load will not be detected.
- In the low current range (hold current) the flyback pulse (especially commutating against the supply voltage after changing phase) may (depending on the inductivity of the stepper motor windings) be too short to be detected correctly. For this reason diagnosis using the flyback pulse is blanked at phase reversal at hold current.
- In the low current range (hold current) the current capability of the bridge is reduced on purpose. Short to $\mathrm{V}_{\mathrm{S}}$ may not be detected. In stead the bridge may just chop like normal operation.
- Flyback pulse detection is not blanked during PWM regulation at hold current (here commutation voltage is less than 1 V thus providing a longer pulse duration.) This however should be taken in account using stepper motors with low inductivity (less than 0.5 mH ). Using motors with such a low inductivity the flyback voltage in hold mode may decay too fast.
- Motors with extremely low ohmic resistance tend to pump up the current because current decay during flyback approaches zero while at bridge turn on the current will increase. This may lead to overcurrent detection. We suggest to use stepper motors with an ohmic resistance of approximately $3 \Omega$ or more.

Partial shorts of windings or shorts of stepper motors with coils in series may still yield a flyback pulses that are accepted by the diagnosis as a proper signal.

Table 8. Diagnosis description - bit7 and bit6

| Error 1 bit7 | Error 2 bit6 | Description |
| :---: | :---: | :--- |
| H | H | Normal operation |
| L | H | Short to VS (sink overload immediately after turn on) shorted load (no <br> flyback) open load (no flyback) |
| H | L | short to gnd (source overload, missing flyback is masked) |
| L | L | over temperature pre alarm |

At stepping rates faster than $1 \mathrm{~ms} /$ data transfer error flags indicating a short should be used to initiate a pause of at least 1 ms to allow the power bridges to cool down again.

### 5.13 Serial data interface (SPI)

The serial data interface itself consists of the pins SCL (serial clock), SDI (serial data input) and SDO (serial data output).

To especially support bus controlled applications the additional signals $\overline{\mathrm{EN}}$ (chip enable not) and CSN (chip select not) are available.

### 5.13.1 Startup of the serial data interface

Falling slope of $\overline{\mathrm{EN}}$ activates the device. After ten.sck the device is ready to work.
Falling slope of CSN indicates start of frame. Data transfer (reading SDI into the register) takes place at the rising slopes of SCK.

Data transfer of the register to SDO takes place at the falling slope of SCK.
Rising slope of CSN indicates end of frame. At the end of frame data will only be accepted if modulo 8 bit (modulo 8 falling slopes to SCK) have been transferred. If this is not the case the input will be ignored and the bridges will maintain the same status as before.

SDO is a tristate output.
SDO is active while CSN = LOW, while CSN $=$ HIGH SDO is high resistive.
Figure 9. SPI data/clock timing


### 5.14 Test condition for all propagation times

Table 9. Test condition for all propagation times
(unless otherwise specified) HIGH $\geq 3 \mathrm{~V}$; LOW $\leq 0.8 \mathrm{~V} ; \mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=10 \mathrm{~ns}$,
Enable: ENN Low $<0.8 \mathrm{~V}$, ENN High $>\mathrm{V}_{\mathrm{CC}}-0.8 \mathrm{~V}$

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {SCLK }}$ | SCK-Frequency |  | DC |  | 2 MHz |  |
| $\mathrm{t}_{1}$ | SCK stable before and after <br> CSN $=0$ |  | 100 |  |  | ns |
| $\mathrm{t}_{\mathrm{ch}}$ | Width of SCK high pulse |  | 200 |  |  | ns |
| $\mathrm{t}_{\mathrm{cl}}$ | Width of SCK low pulse |  | 200 |  |  | ns |
| $\mathrm{t}_{\mathrm{su}}$ | SDI setup time | 80 |  |  | ns |  |
| $\mathrm{t}_{\mathrm{sh}}$ | SDI hold time | 80 |  |  | ns |  |
| $\mathrm{t}_{\mathrm{d}}$ | SDO delay time $\left(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\right)$ |  |  | 100 |  | ns |
| $\mathrm{t}_{\mathrm{zc}}$ | SDO high Z CSN high |  | 30 |  |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{en} \text { _sck }}$ | Setup time ENABLE to SCK | HIGH > VCC-1.2 V |  | $2^{(1)}$ |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{pd}}$ | Propagation delay SPI to output <br> QXX |  |  | ns |  |  |

1. Measured at a transition from High impedance (Bridge off) to bridge on. (Reversing polarity takes about 1 ms longer because the bridge first turns off before turning on in reverse direction).

## Table of bits

bit5,bit4: current range of bridge $A$ (Outputs A1 and A2)
bit3: polarity of bridge $A$
bit2,bit1: current range of bridge $B$ (Outputs B1 and B2)
bit0: polarity of bridge $B$
bit7,bit6: Error1 and Error 2

### 5.15 Cascading several devices

Cascading several devices can be done using the SDO output to pass data to the next device. The whole frame now consists of $n$ byte. $n$ is the number of devices used.

Figure 10. Cascading several stepper motor drivers


Figure 11. Control sequence for 3 Stepper motor drivers.


Figure 12. Paralleling several devices


Here usually only one Stepper motor driver is selected at a time while all others are deselected.

### 5.16 Application information

For driving a stepper motor we suggest to use the following codes. The columned 'SDO correct' shows the data returned at SDO in correct function. The columns presented under 'Error cases' display the diagnosis bits if errors are detected.

Examples of control sequences.
Table 10. Full step mode control sequences and diagnosis response


1. Motor resistance approximately $10 \Omega$ and $V_{S}=12 \mathrm{~V}$. So a short to ground only is detected on one branch of the bridge. Lower resistivity of the motor may lead to detection of short to ground on both branches of the bridge leading to code 10 on all steps.

These sequences are intended to give the user a good starting point for his software development. Besides these two there are further possibilities how to implement control sequences for this device (other currents, quarters step etc.).

Double errors: Double errors will create composite codes by an AND operation between columns of the same dominance. Open and short to VS are the least dominant error codes. (first 6 error code columns). Short to ground is the second dominant error code. detection of short to gnd will overwrite error codes of the least dominant kind (open, short to VS).
Temperature pre alarm and thermal shut down are the most dominant error codes. Thermal pre alarm returns error code 00 but the device still is working and returns the appropriate operation code (bits 0..5).

Thermal shut down returns error code 00 and turns off the device. The opcode returned corresponds the action eventually performed (bit $0 . .5$ become 1).

For example open bridge $A$ and simultaneously open bridge $B$ will lead to error code 01 by performing an AND operation between the two corresponding columns.

Table 11. Half step mode control sequences and diagnosis response

|  | SDI | SDO | Error cases and SDObit7, bit6 |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \stackrel{\rightharpoonup}{\vec{\rightharpoonup}} \\ & \text { 山̈ } \end{aligned}$ |  |  | $\begin{gathered} \mathrm{A} \\ \mathrm{O} \\ \mathrm{P} \\ \mathrm{E} \\ \mathrm{~N} \end{gathered}$ | $\begin{gathered} \mathrm{B} \\ \mathrm{O} \\ \mathrm{P} \\ \mathrm{E} \\ \mathrm{~N} \end{gathered}$ | A1 <br> S <br> H <br> 0 <br> R <br> T <br> VS | A2 <br> S <br> H <br> 0 <br> R <br> T <br> VS | B1 <br> S <br> H <br> 0 <br> R <br> T <br> VS | B2 <br> S <br> H <br> 0 <br> R <br> T <br> VS | A1 <br> (1) <br> S <br> H <br> O <br> R <br> T <br>  <br>  <br> GND | A2 (1) S H O R T GND | B1 <br> (1) <br> S <br> H <br> O <br> R <br> T <br>  <br>  | B2 <br> (1) <br> S <br> H <br> 0 <br> R <br> T <br> GND | therm. <br> alarm | therm. <br> shut down (reset operating codes) |
| bit | 76543210 | 76543210 | 76 | 76 | 76 | 76 | 76 | 76 | 76 | 76 | 76 | 76 | 76 | 76543210 |
|  | XX111111 <br> XX011111 <br> XX011111 <br> XX011111 <br> XX011011 <br> XX111011 <br> XX010011 <br> XX010111 <br> XX010010 <br> XX110010 <br> XX011010 <br> XX011110 <br> XX011011 <br> XX111011 <br> XX010011 <br> XX010111 <br> XX010010 <br> XX110010 | previous code <br> 11111111 <br> 11011111 <br> 11011111 <br> 11011111 <br> 11011111 <br> 11011011 <br> 11111011 <br> 11010011 <br> 11010111 <br> 11110010 <br> 11011010 <br> 11011110 <br> 11011011 <br> 11111011 <br> 11010011 <br> 11010111 <br> 11010010 | 11 <br> 11 <br> 11 <br> 11 <br> 11 <br> 01 <br> 11 <br> 11 <br> 11 <br> 01 <br> 11 <br> 11 <br> 11 <br> 01 <br> 11 <br> 11 <br> 11 | $\begin{aligned} & 11 \\ & 11 \\ & 11 \\ & 11 \\ & 11 \\ & 11 \\ & 11 \\ & 01 \\ & 11 \\ & 11 \\ & 11 \\ & 01 \\ & 11 \\ & 11 \\ & 11 \\ & 01 \\ & 11 \end{aligned}$ | 11 <br> 11 <br> 11 <br> 11 <br> 11 <br> 01 <br> 01 <br> 01 <br> 01 <br> 01 <br> 11 <br> 11 <br> 01 <br> 01 <br> 01 <br> 01 <br> 01 | 11 <br> 01 <br> 01 <br> 01 <br> 01 <br> 01 <br> 11 <br> 11 <br> 11 <br> 01 <br> 01 <br> 01 <br> 01 <br> 01 <br> 11 <br> 11 <br> 11 | 11 <br> 11 <br> 11 <br> 11 <br> 11 <br> 11 <br> 11 <br> 01 <br> 01 <br> 01 <br> 01 <br> 01 <br> 11 <br> 11 <br> 11 <br> 01 <br> 01 | 11 <br> 11 <br> 11 <br> 11 <br> 01 <br> 01 <br> 01 <br> 01 <br> 11 <br> 11 <br> 11 <br> 01 <br> 01 <br> 01 <br> 01 <br> 01 <br> 11 | $\begin{aligned} & 11 \\ & 10 \\ & 10 \\ & 10 \\ & 10 \\ & 01 \\ & 11 \\ & 11 \\ & 11 \\ & 11 \\ & 10 \\ & 01 \\ & 10 \\ & 01 \\ & 11 \\ & 11 \\ & 11 \end{aligned}$ | $\begin{aligned} & 11 \\ & 11 \\ & 11 \\ & 11 \\ & 11 \\ & 11 \\ & 10 \\ & 10 \\ & 10 \\ & 01 \\ & 11 \\ & 11 \\ & 11 \\ & 11 \\ & 10 \\ & 10 \\ & 10 \end{aligned}$ | $\begin{aligned} & 11 \\ & 11 \\ & 11 \\ & 11 \\ & 10 \\ & 10 \\ & 10 \\ & 01 \\ & 11 \\ & 11 \\ & 11 \\ & 11 \\ & 10 \\ & 10 \\ & 10 \\ & 01 \\ & 11 \end{aligned}$ | $\begin{aligned} & 11 \\ & 11 \\ & 11 \\ & 11 \\ & 11 \\ & 11 \\ & 11 \\ & 11 \\ & 10 \\ & 10 \\ & 10 \\ & 01 \\ & 11 \\ & 11 \\ & 11 \\ & 11 \\ & 10 \end{aligned}$ | 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 | 00111111 <br> 00111111 <br> 00111111 <br> 00111111 <br> 00111111 <br> 00111111 <br> 00111111 <br> 00111111 <br> 00111111 <br> 00111111 <br> 00111111 <br> 00111111 <br> 00111111 <br> 00111111 <br> 00111111 <br> 00111111 <br> 00111111 |

1. Motor resistance approximately $10 \Omega$ and $V_{S}=12 \mathrm{~V}$. So a short to ground only is detected on one branch of the bridge. Lower resistivity of the motor may lead to detection of short to ground on both branches of the bridge leading to code 10 on all steps.

### 5.17 Electromagnetic emission classification (EME)

Electromagnetic emission classes presented below are typical data found on bench test. For detailed test description please refer to 'Electromagnetic Emission (EME) Measurement of Integrated Circuits, DC to 1GHz' of VDE/ZVEI work group 767.13 and VDE/ZVEl work group 767.14 or IEC project number 47A 1967Ed. This data is targeted to board designers to allow an estimation of emission filtering effort required in application.

Table 12. Electromagnetic emission

| Pin | EME class |  |  | Remark |
| :--- | :---: | :---: | :---: | :--- |
| GND | E | 10 | 0 | $1 \Omega$ test |
| $V_{\text {CC }}$ | E |  | e | Blocked with 100nF close in to the device |
| EN. SDI, CSN, CSK, SDO in <br> tristate | K |  | h |  |
| SDO | G |  | f | SDO in low-Z state, no data transfer |
| Power output $\mathrm{A}_{1}, \mathrm{~A}_{2}, \mathrm{~B}_{1}, \mathrm{~B}_{2}$ | E | 5 | f | Sourcing output |
| Power output $\mathrm{A}_{1}, \mathrm{~A}_{2}, \mathrm{~B}_{1}, \mathrm{~B}_{2}$ |  | 6 | f | Sinking output in chopping mode <br> $\mathrm{f}_{\mathrm{osc}}=20 \mathrm{kHz}$ |

Electromagnetic emission is not tested in production.
Figure 13. State diagram


Remark: Return to standby is possible from every state

Note: $\quad$ Reversing polarity in low current mode no flyback check will be performed.

Figure 14. EMC compatibility for L9935


## 6 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK ${ }^{\circledR}$ packages, depending on their level of environmental compliance. ECOPACK ${ }^{\circledR}$ specifications, grade definitions and product status are available at: www.st.com.
ECOPACK ${ }^{\circledR}$ is an ST trademark.
Figure 15. PowerSO-20 mechanical data and package dimensions

| DIM. | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| A |  |  | 3.6 |  |  | 0.142 |
| a1 | 0.1 |  | 0.3 | 0.004 |  | 0.012 |
| a2 |  |  | 3.3 |  |  | 0.130 |
| a3 | 0 |  | 0.1 | 0.000 |  | 0.004 |
| b | 0.4 |  | 0.53 | 0.016 |  | 0.021 |
| c | 0.23 |  | 0.32 | 0.009 |  | 0.013 |
| D (1) | 15.8 |  | 16 | 0.622 |  | 0.630 |
| D1 (2) | 9.4 |  | 9.8 | 0.370 |  | 0.386 |
| E | 13.9 |  | 14.5 | 0.547 |  | 0.570 |
| e |  | 1.27 |  |  | 0.050 |  |
| e3 |  | 11.43 |  |  | 0.450 |  |
| E1 (1) | 10.9 |  | 11.1 | 0.429 |  | 0.437 |
| E2 |  |  | 2.9 |  |  | 0.114 |
| E3 | 5.8 |  | 6.2 | 0.228 |  | 0.244 |
| G | 0 |  | 0.1 | 0.000 |  | 0.004 |
| H | 15.5 |  | 15.9 | 0.610 |  | 0.626 |
| h |  |  | 1.1 |  |  | 0.043 |
| L | 0.8 |  | 1.1 | 0.031 |  | 0.043 |
| N | $8^{\circ}$ (typ.) |  |  |  |  |  |
| S | $8^{\circ}$ (max. ) |  |  |  |  |  |
| T |  | 10 |  |  | 0.394 |  |

(1) "D and E1" do not include mold flash or protusions. Mold flash or protusions shall not exceed 0.15 mm ( 0.006 )
(2) For subcontractors, the limit is the one quoted in jedec MO-166




## 7 Revision history

Table 13. Document revision history

| Date | Revision | Changes |
| :---: | :---: | :--- |
| 13-Apr-2003 | 6 | Initial release. |
| 02-Aug-2006 | 7 | Updated at the new corporate template. <br> Corrected the Figure 14. |
| 11-Dec-2008 | 8 | Updated Figure 2: Pin connection (top view) on page 7. <br> Updated Section 6: Package information on page 27. |

## Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.
Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER’S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.
Information in this document supersedes and replaces all information previously supplied.
The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.
© 2008 STMicroelectronics - All rights reserved

STMicroelectronics group of companies
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

