

# 1.5 $\Omega$ On Resistance, ±15 V/+12 V/±5 V, iCMOS, Quad SPST Switches

# ADG1411/ADG1412/ADG1413

#### **FEATURES**

1.5  $\Omega$  on resistance 0.3  $\Omega$  on-resistance flatness

 $0.1~\Omega$  on-resistance match between channels

Continuous current per channel

LFCSP package: 250 mA TSSOP package: 190 mA

Fully specified at +12 V,  $\pm 15 \text{ V}$ , and  $\pm 5 \text{ V}$ 


No V<sub>L</sub> supply required 3 V logic-compatible inputs Rail-to-rail operation

16-lead TSSOP and 16-lead, 4 mm × 4 mm LFCSP

#### **APPLICATIONS**

Automated test equipment
Data acquisition systems
Battery-powered systems
Sample-and-hold systems
Audio signal routing
Video signal routing
Communications systems
Relay replacement

### FUNCTIONAL BLOCK DIAGRAM



Fiaure 1.

#### **GENERAL DESCRIPTION**

The ADG1411/ADG1412/ADG1413 are monolithic complementary metal-oxide semiconductor (CMOS) devices containing four independently selectable switches designed on an *i*CMOS\* process. *i*CMOS (industrial CMOS) is a modular manufacturing process combining high voltage CMOS and bipolar technologies. It enables the development of a wide range of high performance analog ICs capable of 33 V operation in a footprint that no previous generation of high voltage parts has been able to achieve. Unlike analog ICs using conventional CMOS processes, *i*CMOS components can tolerate high supply voltages while providing increased performance, dramatically lower power consumption, and reduced package size.

The on-resistance profile is very flat over the full analog input range, ensuring excellent linearity and low distortion when switching signals.

*i*CMOS construction ensures ultralow power dissipation, making the parts ideally suited for portable and battery-powered instruments.

The ADG1411/ADG1412/ADG1413 contain four independent single-pole/single-throw (SPST) switches. The ADG1411 and

ADG1412 differ only in that the digital control logic is inverted. The ADG1411 switches are turned on with Logic 0 on the appropriate control input, whereas the ADG1412 switches are turned on with Logic 1. The ADG1413 has two switches with digital control logic similar to that of the ADG1411; the logic is inverted on the other two switches. Each switch conducts equally well in both directions when on and has an input signal range that extends to the supplies. In the off condition, signal levels up to the supplies are blocked.

The ADG1413 exhibits break-before-make switching action for use in multiplexer applications. Inherent in the design is low charge injection, which results in minimum transients when the digital inputs are switched.

### **PRODUCT HIGHLIGHTS**

- 1.  $2.6 \Omega$  maximum on resistance over temperature.
- 2. Minimum distortion.
- 3. Ultralow power dissipation:  $< 0.03 \mu W$ .
- 4. 16-lead TSSOP and 16-lead,  $4 \text{ mm} \times 4 \text{ mm}$  LFCSP packages.

## **TABLE OF CONTENTS**

Features	I
Applications	I
Functional Block Diagram	1
General Description	1
Product Highlights	1
Revision History	2
Specifications	3
±15 V Dual Supply	3
+12 V Single Supply	4

1	±5 V Dual Supply	
1	Absolute Maximum Ratings	
1	ESD Caution	t
1	Pin Configurations and Function Descriptions	
1	Typical Performance Characteristics	8
2	Terminology	12
3	Test Circuits	13
3	Outline Dimensions	15
4	Ordering Guide	16

### **REVISION HISTORY**

5/08—Revision 0: Initial Version

# **SPECIFICATIONS**

### ±15 V DUAL SUPPLY

 $V_{\text{DD}}$  = 15 V  $\pm$  10%,  $V_{\text{SS}}$  = –15 V  $\pm$  10%, GND = 0 V, unless otherwise noted.

Table 1.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			V <sub>DD</sub> to V <sub>SS</sub>	V	
On Resistance, R <sub>ON</sub>	1.5			Ωtyp	$V_s = \pm 10 \text{ V}, I_s = -10 \text{ mA}$ ; see Figure 23
	1.8	2.3	2.6	Ω max	$V_{DD} = +13.5 \text{ V}, V_{SS} = -13.5 \text{ V}$
On-Resistance Match	0.1			Ωtyp	$V_s = \pm 10 \text{ V}$ , $I_s = -10 \text{ mA}$
Between Channels, ΔR <sub>ON</sub>				,	·
	0.18	0.19	0.21	Ω max	
On-Resistance Flatness, R <sub>FLAT(ON)</sub>	0.3			Ωtyp	$V_S = \pm 10 \text{ V}, I_S = -10 \text{ mA}$
	0.36	0.4	0.45	Ω max	
LEAKAGE CURRENTS					$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$
Source Off Leakage, I₅ (Off)	±0.03			nA typ	$V_S = \pm 10 \text{ V}, V_D = \mp 10 \text{ V}; \text{ see Figure 24}$
	±0.55	±2	±12.5	nA max	v <sub>3</sub> = ±10 v, v <sub>0</sub> = 110 v, see rigare 21
Drain Off Leakage, I₀ (Off)	±0.03	<u></u> Z	12.5	nA typ	
Diam on Leakage, in (on)		_			$V_S = \pm 10 \text{ V}, V_D = \mp 10 \text{ V}; \text{ see Figure 24}$
	±0.55	±2	±12.5	nA max	
Channel On Leakage, I <sub>D</sub> , I <sub>S</sub> (On)	±0.15			nA typ	$V_S = V_D = \pm 10 \text{ V}$ ; see Figure 25
	±2	±4	±30	nA max	
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			2.0	V min	
Input Low Voltage, V <sub>INL</sub>			0.8	V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	0.005			μA typ	$V_{IN} = V_{GND}$ or $V_{DD}$
			±0.1	μA max	
Digital Input Capacitance, C <sub>IN</sub>	3.5			pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>					
ton	100			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	150	170	190	ns max	V <sub>s</sub> = 10 V; see Figure 30
t <sub>OFF</sub>	90			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	120	140	160	ns max	V <sub>s</sub> = 10 V; see Figure 30
Break-Before-Make Time Delay, t <sub>□</sub> (ADG1413 Only)	25			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
•			10	ns min	$V_{S1} = V_{S2} = 10 \text{ V}$ ; see Figure 31
Charge Injection, Q <sub>INJ</sub>	-20			pC typ	$V_s = 0 \text{ V}$ , $R_s = 0 \Omega$ , $C_L = 1 \text{ nF}$ ; see Figure 32
Off Isolation	-80			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 100 kHz$ ; see Figure 26
Channel-to-Channel Crosstalk	-100			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 27
Total Harmonic Distortion + Noise	0.014			% typ	$R_L$ = 110 Ω, 15 V p-p, f = 20 Hz to 20 kHz; see Figure 29
–3 dB Bandwidth	170			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 28
Insertion Loss	-0.35			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 28
C <sub>s</sub> (Off)	23			pF typ	$V_s = 0 \text{ V}, f = 1 \text{ MHz}$
C <sub>D</sub> (Off)	23			pF typ	$V_s = 0 V, f = 1 MHz$
C <sub>D</sub> , C <sub>s</sub> (On)	116			pF typ	$V_s = 0 V, f = 1 MHz$
POWER REQUIREMENTS	1			F: -7F	$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$
I <sub>DD</sub>	0.001			μΑ typ	Digital inputs = 0 V or V <sub>DD</sub>
<del></del>			1	μA max	- 5
$I_{DD}$	220			μΑ typ	Digital inputs = 5 V
-00			330	μA max	
Iss	0.001			μΑτιιαχ μΑ typ	Digital inputs = $0 \text{ V or V}_{DD}$
133	0.001		1	μΑ typ μΑ max	Digital ilipats = 0 v of vob
$V_{DD}/V_{SS}$			±4.5/±16.5	V min/V max	GND = 0 V
<b>ע</b> טט <b>י ע S</b> S			±4.3/±10.3	v IIIIII/V IIIdX	עווט = ∪ ע

 $<sup>^{\</sup>mbox{\tiny 1}}$  Guaranteed by design; not subject to production test.

### +12 V SINGLE SUPPLY

 $V_{\text{DD}}$  = 12 V  $\pm$  10%,  $V_{\text{SS}}$  = 0 V, GND = 0 V, unless otherwise noted.

Table 2.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 V to V <sub>DD</sub>	V	
On Resistance, R <sub>ON</sub>	2.8			Ωtyp	$V_s = 0 \text{ V to } 10 \text{ V}, I_s = -10 \text{ mA}; \text{ see Figure } 23$
	3.5	4.3	4.8	Ω max	$V_{DD} = 10.8 \text{ V}, V_{SS} = 0 \text{ V}$
On-Resistance Match Between Channels, ΔR <sub>ON</sub>	0.13			Ω typ	$V_S = 0 \text{ V to } 10 \text{ V}, I_S = -10 \text{ mA}$
	0.21	0.23	0.25	Ω max	
On-Resistance Flatness, R <sub>FLAT(ON)</sub>	0.6			Ωtyp	$V_S = 0 \text{ V to } 10 \text{ V}, I_S = -10 \text{ mA}$
	1.1	1.2	1.3	Ω max	
LEAKAGE CURRENTS					$V_{DD} = 10.8 \text{ V}, V_{SS} = 0 \text{ V}$
Source Off Leakage, Is (Off)	±0.02			nA typ	$V_S = 1 \text{ V}/10 \text{ V}, V_D = 10 \text{ V}/0 \text{ V}; \text{ see Figure 24}$
	±0.55	±2	±12.5	nA max	
Drain Off Leakage, I <sub>D</sub> (Off)	±0.02			nA typ	$V_S = 1 \text{ V}/10 \text{ V}, V_D = 10 \text{ V}/0 \text{ V}; \text{ see Figure 24}$
-	±0.55	±2	±12.5	nA max	_
Channel On Leakage, ID, Is (On)	±0.15			nA typ	$V_{S} = V_{D} = 1 \text{ V/10 V; see Figure 25}$
	±1.5	±4	±30	nA max	
DIGITAL INPUTS	-1.5	<u> </u>	150	TITTITICA	
Input High Voltage, V <sub>INH</sub>			2.0	V min	
Input Low Voltage, VINL			0.8	V max	
Input Current, InL or Inh	0.001		0.0	μA typ	$V_{IN} = V_{GND}$ or $V_{DD}$
Input Current, fine of finh	0.001		±0.1	μΑ typ	VIN — VGND OI VDD
Digital Input Capacitance, C <sub>IN</sub>	3.5		±0.1	pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>	3.3			pi typ	
ton	170			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
CON	250	295	330	ns max	$V_s = 8 \text{ V}$ ; see Figure 30
t <sub>off</sub>	75	273	330	ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
COFF	135	165	190	ns max	$V_s = 8 \text{ V}$ ; see Figure 30
Break-Before-Make Time Delay, t <sub>D</sub>	100	103	150	ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
(ADG1413 Only)	100		40		·
Characteristics O	20		40	ns min	$V_{51} = V_{52} = 8 \text{ V}$ ; see Figure 31
Charge Injection, Q <sub>INJ</sub>	30			pC typ	$V_S = 6 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF}; \text{ see Figure 32}$
Off Isolation	-80			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 100 kHz$ ; see Figure 26
Channel-to-Channel Crosstalk	-100			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 27
–3 dB Bandwidth	130			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 28
Insertion Loss	-0.5			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 28
C <sub>s</sub> (Off)	38			pF typ	$V_S = 6 \text{ V}, f = 1 \text{ MHz}$
C <sub>D</sub> (Off)	40			pF typ	$V_s = 6 \text{ V}, f = 1 \text{ MHz}$
C <sub>D</sub> , C <sub>S</sub> (On)	104			pF typ	$V_S = 6 \text{ V}, f = 1 \text{ MHz}$
POWER REQUIREMENTS					$V_{DD} = 13.2 \text{ V}$
I <sub>DD</sub>	0.001			μA typ	Digital inputs = $0 \text{ V or V}_{DD}$
			1	μA max	
	220			μA typ	Digital inputs = 5 V
			330	μA max	
$V_{DD}$			5/16.5	V min/V max	$GND = 0 V, V_{SS} = 0 V$

 $<sup>^{\</sup>mbox{\tiny 1}}$  Guaranteed by design; not subject to production test.

### ±5 V DUAL SUPPLY

 $V_{\text{DD}}$  = 5 V  $\pm$  10%,  $V_{\text{SS}}$  = –5 V  $\pm$  10%, GND = 0 V, unless otherwise noted.

Table 3.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			V <sub>DD</sub> to V <sub>SS</sub>	V	
On Resistance, R <sub>ON</sub>	3.3			Ωtyp	$V_s = \pm 4.5 \text{ V}, I_s = -10 \text{ mA}$ ; see Figure 23
	4	4.9	5.4	Ω max	$V_{DD} = +4.5 \text{ V}, V_{SS} = -4.5 \text{ V}$
On-Resistance Match	0.13			Ωtyp	$V_S = \pm 4.5 \text{ V, } I_S = -10 \text{ mA}$
Between Channels, ΔR <sub>ON</sub>	0.13			11 () [	V3 = 1.5 V/13 TO 11.11
	0.22	0.23	0.25	Ω max	
On-Resistance Flatness, R <sub>FLAT(ON)</sub>	0.9			Ωtyp	$V_S = \pm 4.5 \text{ V; } I_S = -10 \text{ mA}$
on negotianed nativess, in Exi(on)	1.1	1.24	1.31	Ω max	
LEAKAGE CURRENTS	1	1.21	1.51	12 THOX	$V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$
Source Off Leakage, Is (Off)	±0.03			nA typ	
Source Off Leakage, Is (Off)					$V_S = \pm 4.5 \text{ V}, V_D = \mp 4.5 \text{ V}; \text{ see Figure 24}$
	±0.55	±2	±12.5	nA max	
Drain Off Leakage, I <sub>D</sub> (Off)	±0.03			nA typ	$V_S = \pm 4.5 \text{ V}, V_D = \mp 4.5 \text{ V}; \text{ see Figure 24}$
	±0.55	±2	±12.5	nA max	, , , , , , , , , , , , , , , , , , , ,
Channel On Leakage, ID, Is (On)	±0.05			nA typ	$V_S = V_D = \pm 4.5 \text{ V}$ ; see Figure 25
e.ia.i.i.e. e.i. zealiage, ib, i3 (e.i.,	±1.0	±4	±30	nA max	13 15 = 115 17 500 1 19 at 0 25
DIGITAL INPUTS	±1.0	14	130	TIA IIIax	
			2.0	M	
Input High Voltage, V <sub>INH</sub>			2.0	V min	
Input Low Voltage, V <sub>INL</sub>			0.8	V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	0.001			μA typ	$V_{IN} = V_{GND} \text{ or } V_{DD}$
			±0.1	μA max	
Digital Input Capacitance, C <sub>IN</sub>	3.5			pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>					
ton	275			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	400	465	510	ns max	$V_s = 3 \text{ V}$ ; see Figure 30
toff	175			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	290	320	380	ns max	$V_s = 3 \text{ V}$ ; see Figure 30
Break-Before-Make Time Delay, t <sub>□</sub> (ADG1413 Only)	100			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
·			50	ns min	$V_{S1} = V_{S2} = 3 \text{ V}$ ; see Figure 31
Charge Injection, Q <sub>INJ</sub>	30			pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF}; \text{ see Figure 32}$
Off Isolation	-80			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 100 kHz$ ; see Figure 26
Channel-to-Channel Crosstalk	-100			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 27
Total Harmonic Distortion + Noise	0.03			% typ	$R_L = 110 \Omega$ , 5 V p-p, f = 20 Hz to 20 kHz;
Total Halfflorite Distortion 1 Noise	0.03			70 typ	see Figure 29
–3 dB Bandwidth	130			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 28
Insertion Loss	-0.5			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 28
C <sub>s</sub> (Off)	32			pF typ	$V_s = 0 \text{ V, } f = 1 \text{ MHz}$
C <sub>D</sub> (Off)	33			pF typ	$V_S = 0 \text{ V, } f = 1 \text{ MHz}$
C <sub>D</sub> , C <sub>s</sub> (On)	116			pF typ	$V_S = 0 \text{ V, } f = 1 \text{ MHz}$ $V_S = 0 \text{ V, } f = 1 \text{ MHz}$
	110			p⊢ typ	$V_{SD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$
POWER REQUIREMENTS	0.001				
$I_{DD}$	0.001			μA typ	Digital inputs = $0 \text{ V or V}_{DD}$
			1.0	μA max	
Iss	0.001			μA typ	Digital inputs = $0 \text{ V or V}_{DD}$
			1.0	μA max	
$V_{DD}/V_{SS}$			±4.5/±16.5	V min/V max	GND = 0 V

 $<sup>^{\</sup>mbox{\tiny 1}}$  Guaranteed by design; not subject to production test.

## **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25$ °C, unless otherwise noted.

Table 4.

1 able 4.					
Parameter	Rating				
V <sub>DD</sub> to V <sub>SS</sub>	35 V				
V <sub>DD</sub> to GND	−0.3 V to +25 V				
V <sub>ss</sub> to GND	+0.3 V to −25 V				
Analog Inputs <sup>1</sup>	$V_{SS} - 0.3 \text{ V to } V_{DD} + 0.3 \text{ V or}$ 30 mA, whichever occurs first				
Digital Inputs <sup>1</sup>	GND $-0.3$ V to $V_{DD} + 0.3$ V or 30 mA, whichever occurs first				
Peak Current, Sx or Dx Pins	500 mA (pulsed at 1 ms, 10% duty cycle maximum)				
Continuous Current per Channel at 25°C					
16-Lead TSSOP	190 mA				
16-Lead LFCSP	250 mA				
Continuous Current per Channel at 125°C					
16-Lead TSSOP	90 mA				
16-Lead LFCSP	100 mA				
Operating Temperature Range					
Automotive (Y Version)	−40°C to +125°C				
Storage Temperature Range	−65°C to +150°C				
Junction Temperature	150°C				
16-Lead TSSOP, θ <sub>JA</sub> Thermal Impedance (Four-Layer Board)	112°C/W				
16-Lead LFCSP, θ <sub>JA</sub> Thermal Impedance	30.4°C/W				
Reflow Soldering Peak Temperature, Pb Free	260(+0/-5)°C				

<sup>&</sup>lt;sup>1</sup> Overvoltages at the INx, Sx, and Dx pins are clamped by internal diodes. Current should be limited to the maximum ratings given.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Only one absolute maximum rating may be applied at any one time.

### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 2. TSSOP Pin Configuration




Figure 3. LFCSP Pin Configuration

**Table 5. Pin Function Descriptions** 

Pin No.			
TSSOP	LFCSP	Mnemonic	Description
1	15	IN1	Logic Control Input.
2	16	D1	Drain Terminal. This pin can be an input or output.
3	1	S1	Source Terminal. This pin can be an input or output.
4	2	Vss	Most Negative Power Supply Potential.
5	3	GND	Ground (0 V) Reference.
6	4	S4	Source Terminal. This pin can be an input or output.
7	5	D4	Drain Terminal. This pin can be an input or output.
8	6	IN4	Logic Control Input.
9	7	IN3	Logic Control Input.
10	8	D3	Drain Terminal. This pin can be an input or output.
11	9	S3	Source Terminal. This pin can be an input or output.
12	10	NC	No Connection.
13	11	V <sub>DD</sub>	Most Positive Power Supply Potential.
14	12	S2	Source Terminal. This pin can be an input or output.
15	13	D2	Drain Terminal. This pin can be an input or output.
16	14	IN2	Logic Control Input.

### Table 6. ADG1411/ADG1412 Truth Table

ADG1411 INx	ADG1412 INx	Switch Condition
0	1	On
1	0	Off

### Table 7. ADG1413 Truth Table

ADG1413 INx	\$1, \$4	S2, S3
0	Off	On
1	On	Off

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. On Resistance vs.  $V_D$  or  $V_S$ , Dual Supply




Figure 5. On Resistance vs. V<sub>D</sub> or V<sub>S</sub>, Dual Supply




Figure 6. On Resistance vs.  $V_D$  or  $V_S$ , Single Supply




Figure 7. On Resistance vs.  $V_D$  or  $V_S$  for Different Temperatures,  $\pm 15 \text{ V Dual Supply}$ 




Figure 8. On Resistance vs.  $V_D$  or  $V_S$  for Different Temperatures,  $\pm 5$  V Dual Supply




Figure 9. On Resistance vs.  $V_D$  or  $V_S$  for Different Temperatures, +12 V Single Supply




Figure 10. On Resistance vs.  $V_D$  or  $V_S$  for Different Current Levels,  $\pm 5$  V Dual Supply




Figure 11. Leakage Currents vs. Temperature, ±15 V Dual Supply




Figure 12. Leakage Currents vs. Temperature, ±5 V Dual Supply




Figure 13. Leakage Currents vs. Temperature, +12 V Single Supply




Figure 14. IDD vs. Logic Level




Figure 15. Charge Injection vs. Source Voltage




Figure 16. t<sub>ON</sub>/t<sub>OFF</sub> Times vs. Temperature for Single Supply (SS) and Dual Supply (DS)




Figure 17. Off Isolation vs. Frequency, ±15 V Dual Supply




Figure 18. Crosstalk vs. Frequency, ±15 V Dual Supply




Figure 19. On Response vs. Frequency, ±15 V Dual Supply




Figure 20. ACPSRR vs. Frequency, ±15 V Dual Supply




Figure 21. THD + N vs. Frequency, ±15 V Dual Supply




Figure 22. THD + N vs. Frequency, ±5 V Dual Supply

### **TERMINOLOGY**

 $I_{DD}$ 

The positive supply current.

 $I_{SS}$ 

The negative supply current.

VD, VS

The analog voltage on Terminal D and Terminal S.

RON

The ohmic resistance between Terminal D and Terminal S.

R<sub>FLAT(ON)</sub>

Flatness is defined as the difference between the maximum and minimum value of on resistance measured over the specified analog signal range.

Is (Off)

The source leakage current with the switch off.

I<sub>D</sub> (Off)

The drain leakage current with the switch off.

 $I_D$ ,  $I_S$  (On)

The channel leakage current with the switch on.

 $\mathbf{V}_{\mathsf{INL}}$ 

The maximum input voltage for Logic 0.

 $V_{\text{INH}}$ 

The minimum input voltage for Logic 1.

IINL, IINH

The input current of the digital input when high or when low.

Cs (Off)

The off switch source capacitance, which is measured with reference to ground.

CD (Off)

The off switch drain capacitance, which is measured with reference to ground.

 $C_D$ ,  $C_S$  (On)

The on switch capacitance, which is measured with reference to ground.

CIN

The digital input capacitance.

ton

The delay between applying the digital control input and the output switching on. See Figure 30.

toff

The delay between applying the digital control input and the output switching off.

**Charge Injection** 

A measure of the glitch impulse transferred from the digital input to the analog output during switching.

Off Isolation

A measure of unwanted signal coupling through an off switch.

Crosstalk

A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

Bandwidth

The frequency at which the output is attenuated by 3 dB.

On Response

The frequency response of the on switch.

**Insertion Loss** 

The loss due to the on resistance of the switch.

Total Harmonic Distortion + Noise (THD + N)

The ratio of the harmonic amplitude plus noise of the signal to the fundamental.

AC Power Supply Rejection Ratio (ACPSRR)

A measure of the part's ability to avoid coupling noise and spurious signals that appear on the supply voltage pin to the output of the switch. The dc voltage on the device is modulated by a sine wave of 0.62 V p-p. The ratio of the amplitude of the signal on the output to the amplitude of the modulation is the ACPSRR.

## **TEST CIRCUITS**






Figure 23. On Resistance








Figure 26. Off Isolation




Figure 27. Channel-to-Channel Crosstalk




Figure 28. Bandwidth




Figure 29. THD + Noise




Figure 30. Switching Times




Figure 31. Break-Before-Make Time Delay






Figure 32. Charge Injection

## **OUTLINE DIMENSIONS**



### COMPLIANT TO JEDEC STANDARDS MO-153-AB

Figure 33. 16-Lead Thin Shrink Small Outline Package [TSSOP] (RU-16) Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-220-VGGC.

Figure 34. 16-Lead Lead Frame Chip Scale Package [LFCSP\_VQ] 4 mm × 4 mm Body, Very Thin Quad (CP-16-13) Dimensions shown in millimeters

### **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option
ADG1411YRUZ <sup>1</sup>	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package (TSSOP)	RU-16
ADG1411YRUZ-REEL7 <sup>1</sup>	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package (TSSOP)	RU-16
ADG1411YCPZ-REEL <sup>1</sup>	-40°C to +125°C	16-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	CP-16-13
ADG1411YCPZ-REEL7 <sup>1</sup>	-40°C to +125°C	16-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	CP-16-13
ADG1412YRUZ <sup>1</sup>	−40°C to +125°C	16-Lead Thin Shrink Small Outline Package (TSSOP)	RU-16
ADG1412YRUZ-REEL7 <sup>1</sup>	−40°C to +125°C	16-Lead Thin Shrink Small Outline Package (TSSOP)	RU-16
ADG1412YCPZ-REEL <sup>1</sup>	-40°C to +125°C	16-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	CP-16-13
ADG1412YCPZ-REEL7 <sup>1</sup>	-40°C to +125°C	16-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	CP-16-13
ADG1413YRUZ <sup>1</sup>	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package (TSSOP)	RU-16
ADG1413YRUZ-REEL7 <sup>1</sup>	−40°C to +125°C	16-Lead Thin Shrink Small Outline Package (TSSOP)	RU-16
ADG1413YCPZ-REEL <sup>1</sup>	-40°C to +125°C	16-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	CP-16-13
ADG1413YCPZ-REEL7 <sup>1</sup>	-40°C to +125°C	16-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	CP-16-13

<sup>&</sup>lt;sup>1</sup> Z = RoHS Compliant Part.