

74LVT16245B; 74LVTH16245B

3.3 V 16-bit transceiver; 3-state

Rev. 04 — 23 March 2006

Product data sheet

1. General description

The 74LVT16245B; 74LVTH16245B is a high-performance BiCMOS product designed for V_{CC} operation at 3.3 V.

This device is a 16-bit transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions. The control function implementation minimizes external timing requirements. The device features an output enable input (\overline{OE}) for easy cascading and a direction input (DIR) for direction control.

2. Features

- 16-bit bidirectional bus interface
- 3-state buffers
- Output capability: +64 mA and -32 mA
- TTL input and output switching levels
- Input and output interface capability to systems at 5 V supply
- Bus hold data inputs eliminate need for external pull-up resistors to hold unused inputs
- Live insertion and extraction permitted
- Power-up 3-state
- No bus current loading when output is tied to 5 V bus
- Latch-up protection:
 - ◆ JESD78: exceeds 500 mA
- ESD protection:
 - ◆ MIL STD 883 method 3015: exceeds 2000 V
 - ◆ Machine model: exceeds 200 V

3. Quick reference data

Table 1. Quick reference data

GND = 0 V; T_{amb} = 25 °C.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
t _{PLH}	LOW-to-HIGH propagation delay nAx to nBx or nBx to nAx	C _L = 50 pF; V _{CC} = 3.3 V	-	1.9	-	ns
t _{PHL}	HIGH-to-LOW propagation delay nAx to nBx or nBx to nAx	C _L = 50 pF; V _{CC} = 3.3 V	-	1.7	-	ns

PHILIPS

Table 1. Quick reference data ...continued
 $GND = 0\text{ V}$; $T_{amb} = 25^\circ\text{C}$.


Symbol	Parameter	Conditions	Min	Typ	Max	Unit
C_i	input capacitance pins DIR and \overline{OE}	$V_I = 0\text{ V}$ or 3.0 V	-	3	-	pF
C_{io}	input/output capacitance pins nAx and nBx	$V_O = 0\text{ V}$ or 3.0 V	-	9	-	pF
I_{CC}	quiescent supply current	outputs disabled; $V_{CC} = 3.6\text{ V}$; $I_O = 0\text{ A}$ $V_I = GND$ or V_{CC}	-	0.07	-	mA


4. Ordering information

Table 2. Ordering information

Type number	Package				Version
	Temperature range	Name	Description		
74LVT16245BDGG	−40 °C to +85 °C	TSSOP48	plastic thin shrink small outline package; 48 leads; body width 6.1 mm		SOT362-1
74LVT16245BDL	−40 °C to +85 °C	SSOP48	plastic shrink small outline package; 48 leads; body width 7.5 mm		SOT370-1
74LVT16245BEV	−40 °C to +85 °C	VFBGA56	plastic very thin fine-pitch ball grid array package; 56 balls; body $4.5 \times 7 \times 0.65$ mm		SOT702-1
74LVTH16245BDGG	−40 °C to +85 °C	TSSOP48	plastic thin shrink small outline package; 48 leads; body width 6.1 mm		SOT362-1
74LVTH16245BDL	−40 °C to +85 °C	SSOP48	plastic shrink small outline package; 48 leads; body width 7.5 mm		SOT370-1

5. Functional diagram





mna709

Pin numbers are shown for SSOP and TSSOP packages only.

Fig 2. IEC logic symbol

6. Pinning information

6.1 Pinning


74LVT16245B 74LVTH16245B		74LVT16245B																																																																												
 <p>001aae471</p>		<table border="1"> <tr> <td>A</td><td>1DIR</td><td>n.c.</td><td>n.c.</td><td>n.c.</td><td>n.c.</td><td>1OE</td></tr> <tr> <td>B</td><td>1B1</td><td>1B0</td><td>GND</td><td>GND</td><td>1A0</td><td>1A1</td></tr> <tr> <td>C</td><td>1B3</td><td>1B2</td><td>VCC</td><td>VCC</td><td>1A2</td><td>1A3</td></tr> <tr> <td>D</td><td>1B5</td><td>1B4</td><td>GND</td><td>GND</td><td>1A4</td><td>1A5</td></tr> <tr> <td>E</td><td>1B7</td><td>1B6</td><td></td><td></td><td>1A6</td><td>1A7</td></tr> <tr> <td>F</td><td>2B0</td><td>2B1</td><td></td><td></td><td>2A1</td><td>2A0</td></tr> <tr> <td>G</td><td>2B2</td><td>2B3</td><td>GND</td><td>GND</td><td>2A3</td><td>2A2</td></tr> <tr> <td>H</td><td>2B4</td><td>2B5</td><td>VCC</td><td>VCC</td><td>2A5</td><td>2A4</td></tr> <tr> <td>J</td><td>2B6</td><td>2B7</td><td>GND</td><td>GND</td><td>2A7</td><td>2A6</td></tr> <tr> <td>K</td><td>2DIR</td><td>n.c.</td><td>n.c.</td><td>n.c.</td><td>n.c.</td><td>2OE</td></tr> </table> <p>001aae474</p>							A	1DIR	n.c.	n.c.	n.c.	n.c.	1OE	B	1B1	1B0	GND	GND	1A0	1A1	C	1B3	1B2	VCC	VCC	1A2	1A3	D	1B5	1B4	GND	GND	1A4	1A5	E	1B7	1B6			1A6	1A7	F	2B0	2B1			2A1	2A0	G	2B2	2B3	GND	GND	2A3	2A2	H	2B4	2B5	VCC	VCC	2A5	2A4	J	2B6	2B7	GND	GND	2A7	2A6	K	2DIR	n.c.	n.c.	n.c.	n.c.	2OE
A	1DIR	n.c.	n.c.	n.c.	n.c.	1OE																																																																								
B	1B1	1B0	GND	GND	1A0	1A1																																																																								
C	1B3	1B2	VCC	VCC	1A2	1A3																																																																								
D	1B5	1B4	GND	GND	1A4	1A5																																																																								
E	1B7	1B6			1A6	1A7																																																																								
F	2B0	2B1			2A1	2A0																																																																								
G	2B2	2B3	GND	GND	2A3	2A2																																																																								
H	2B4	2B5	VCC	VCC	2A5	2A4																																																																								
J	2B6	2B7	GND	GND	2A7	2A6																																																																								
K	2DIR	n.c.	n.c.	n.c.	n.c.	2OE																																																																								
1DIR	1	1OE																																																																												
1B0	2	1A0																																																																												
1B1	3	1A1																																																																												
GND	4	GND																																																																												
1B2	5	1A2																																																																												
1B3	6	1A3																																																																												
VCC	7	VCC																																																																												
1B4	8	1A4																																																																												
1B5	9	1A5																																																																												
GND	10	GND																																																																												
1B6	11	1A6																																																																												
1B7	12	1A7																																																																												
2B0	13	2A0																																																																												
2B1	14	2A1																																																																												
GND	15	GND																																																																												
2B2	16	2A2																																																																												
2B3	17	2A3																																																																												
VCC	18	VCC																																																																												
2B4	19	2A4																																																																												
2B5	20	2A5																																																																												
GND	21	GND																																																																												
2B6	22	2A6																																																																												
2B7	23	2A7																																																																												
2DIR	24	2OE																																																																												

Fig 3. Pin configuration for SSOP48 and TSSOP48

Fig 4. Pin configuration for VFBGA56

6.2 Pin description

Table 3. Pin description

Symbol	Pin		Description
	(T)SSOP48	VFBGA56	
1DIR	1	A1	direction control input 1DIR
n.c.	-	A2, A3	not connected
1B0	2	B2	data input/output 1B0
1B1	3	B1	data input/output 1B1
GND	4	B3	ground (0 V)
1B2	5	C2	data input/output 1B2
1B3	6	C1	data input/output 1B3
VCC	7	C3	supply voltage

Table 3. Pin description ...*continued*

Symbol	Pin	Description	
		(T)SSOP48	VFBGA56
1B4	8	D2	data input/output 1B4
1B5	9	D1	data input/output 1B5
GND	10	D3	ground (0 V)
1B6	11	E2	data input/output 1B6
1B7	12	E1	data input/output 1B7
2B0	13	F1	data input/output 2B0
2B1	14	F2	data input/output 2B1
GND	15	G3	ground (0 V)
2B2	16	G1	data input/output 2B2
2B3	17	G2	data input/output 2B3
V _{CC}	18	H3	supply voltage
2B4	19	H1	data input/output 2B4
2B5	20	H2	data input/output 2B5
GND	21	J3	ground (0 V)
2B6	22	J1	data input/output 2B6
2B7	23	J2	data input/output 2B7
2DIR	24	K1	direction control input 2DIR
n.c.	-	K2, K3, K4, K5	not connected
2OE	25	K6	output enable input 2OE (active LOW)
2A7	26	J5	data input/output 2A7
2A6	27	J6	data input/output 2A6
GND	28	J4	ground (0 V)
2A5	29	H5	data input/output 2A5
2A4	30	H6	data input/output 2A4
V _{CC}	31	H4	supply voltage
2A3	32	G5	data input/output 2A3
2A2	33	G6	data input/output 2A2
GND	34	G4	ground (0 V)
2A1	35	F5	data input/output 2A1
2A0	36	F6	data input/output 2A0
1A7	37	E6	data input/output 1A7
1A6	38	E5	data input/output 1A6
GND	39	D4	ground (0 V)
1A5	40	D6	data input/output 1A5
1A4	41	D5	data input/output 1A4
V _{CC}	42	C4	supply voltage
1A3	43	C6	data input/output 1A3
1A2	44	C5	data input/output 1A2
GND	45	B4	ground (0 V)

Table 3. Pin description ...continued

Symbol	Pin		Description
	(T)SSOP48	VFBGA56	
1A1	46	B6	data input/output 1A1
1A0	47	B5	data input/output 1A0
1OE	48	A6	output enable input 1OE (active LOW)
n.c.	-	A4, A5	not connected

7. Functional description

7.1 Function table

Table 4. Function table [1]

Control		Input/output	
nOE	nDIR	nAx	nBx
L	L	output nAx = nBx	input
	H	input	output nBx = nAx
H	X	Z	Z

[1] H = HIGH voltage level;
 L = LOW voltage level;
 X = don't care;
 Z = high-impedance OFF-state.

8. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+4.6	V
V _I	input voltage		[1] -0.5	+7.0	V
V _O	output voltage	output in OFF or HIGH-state	[1] -0.5	+7.0	V
I _{IK}	input clamping current	V _I < 0	-	-50	mA
I _{OK}	output clamping current	V _O < 0	-	-50	mA
I _O	output current	output in LOW-state	-	128	mA
		output in HIGH-state	-	-64	mA
T _{stg}	storage temperature		-65	+150	°C
T _j	junction temperature		[2] -	150	°C

[1] The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

[2] The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability.

9. Recommended operating conditions

Table 6. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{CC}	supply voltage		2.7	-	3.6	V
V _I	input voltage		0	-	5.5	V
V _{IH}	HIGH-state input voltage		2.0	-	-	V
V _{IL}	LOW-state input voltage		-	-	0.8	V
I _{OH}	HIGH-state output current		-	-	-32	mA
I _{OL}	LOW-state output current	none	-	-	32	mA
		current duty cycle ≤ 50 %; f ≥ 1 kHz	-	-	64	mA
T _{amb}	ambient temperature	in free air	-40	-	+85	°C
Δt/ΔV	input transition rise and fall rate	outputs enabled	-	-	10	ns/V

10. Static characteristics

Table 7. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
T_{amb} = -40 °C to +85 °C^[1]						
V _{IK}	input clamping voltage	V _{CC} = 2.7 V; I _{IK} = -18 mA	-	-0.85	-1.2	V
V _{OH}	HIGH-state output voltage	V _{CC} = 2.7 V to 3.6 V; I _{OH} = -100 μA	V _{CC} - 0.2	V _{CC}	-	V
		V _{CC} = 2.7 V; I _{OH} = -8 mA	2.4	2.5	-	V
		V _{CC} = 3.0 V; I _{OH} = -32 mA	2.0	2.3	-	V
V _{OL}	LOW-state output voltage	V _{CC} = 2.7 V; I _{OL} = 100 μA	-	0.07	0.2	V
		V _{CC} = 2.7 V; I _{OL} = 24 mA	-	0.3	0.5	V
		V _{CC} = 3.0 V; I _{OL} = 16 mA	-	0.25	0.4	V
		V _{CC} = 3.0 V; I _{OL} = 32 mA	-	0.3	0.5	V
		V _{CC} = 3.0 V; I _{OL} = 64 mA	-	0.4	0.55	V
I _{LI}	input leakage current	control pins				
		V _{CC} = 3.6 V; V _I = V _{CC} or GND	-	0.1	±1	μA
		V _{CC} = 0 V or 3.6 V; V _I = 5.5 V	-	0.1	10	μA
		input/output data pins; V _{CC} = 3.6 V	^[2]			
		V _I = 5.5 V	-	0.1	20	μA
		V _I = V _{CC}	-	0.5	10	μA
I _{OFF}	power-off leakage current	V _{CC} = 0 V; V _I or V _O = 0 V to 4.5 V	-	0.1	±100	μA
	bus hold current data input	V _{CC} = 3 V	^[3]			
I _{HOLD}		V _I = 0.8 V	75	135	-	μA
		V _I = 2.0 V	-75	-135	-	μA
		V _{CC} = 0 V to 3.6 V	^[3]			
		V _I = 3.6 V	±500	-	-	μA

Table 7. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
I_{EX}	external current into output	output in HIGH-state when $V_O > V_{CC}$; $V_O = 5.5$ V; $V_{CC} = 3.0$ V	-	75	125	μ A	
$I_{O(pu/pd)}$	power-up/power-down output current	$V_{CC} \leq 1.2$ V; $V_O = 0.5$ V to V_{CC} ; $V_I = GND$ or V_{CC} ; $n\bar{OE}$ = don't care	[4]	-	40	± 100 μ A	
I_{CC}	quiescent supply current	$V_{CC} = 3.6$ V; $V_I = GND$ or V_{CC} ; $I_O = 0$ A					
		outputs HIGH	-	0.07	0.12	mA	
		outputs LOW	-	4.7	6	mA	
		outputs disabled	[5]	-	0.07	0.12	mA
ΔI_{CC}	additional quiescent supply current	per input pin; $V_{CC} = 3$ V to 3.6 V; one input at $V_{CC} - 0.6$ V; other inputs at V_{CC} or GND	[6]	-	0.1	0.2	mA
C_i	input capacitance pins DIR and \bar{OE}	$V_O = 0$ V or 3.0 V	-	3	-	pF	
C_{io}	input/output capacitance pins nAx and nBx	outputs disabled; $V_{CC} = 3.6$ V; $I_O = 0$ A $V_I = GND$ or V_{CC}	-	9	-	pF	

[1] All typical values are at $V_{CC} = 3.3$ V and $T_{amb} = 25$ °C.[2] Unused pins at V_{CC} or GND.

[3] This is the bus-hold overdrive current required to force the input to the opposite logic state.

[4] This parameter is valid for any V_{CC} between 0 V and 1.2 V with a transition time of up to 10 ms. From $V_{CC} = 1.2$ V to $V_{CC} = 3.3$ V ± 0.3 V a transition time of 100 μ s is permitted. This parameter is valid for $T_{amb} = 25$ °C only.[5] I_{CC} is measured with outputs pulled to V_{CC} or GND.[6] This is the increase in supply current for each input at the specified voltage level other than V_{CC} or GND.

11. Dynamic characteristics

Table 8. Dynamic characteristicsVoltages are referenced to GND (ground = 0 V); for test circuit see [Figure 8](#).



Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$T_{amb} = -40$ °C to +85 °C [1]						
t_{PLH}	LOW-to-HIGH propagation delay nAx to nBx or nBx to nAx	see Figure 5 $V_{CC} = 2.7$ V $V_{CC} = 3.0$ V to 3.6 V	-	-	3.5	ns
t_{PHL}	HIGH-to-LOW propagation delay nAx to nBx or nBx to nAx	see Figure 5 $V_{CC} = 2.7$ V $V_{CC} = 3.0$ V to 3.6 V	1.0	1.9	3.3	ns
t_{PZH}	output enable time to HIGH-state $n\bar{OE}$ to nAx or nBx	see Figure 6 $V_{CC} = 2.7$ V $V_{CC} = 3.0$ V to 3.6 V	-	-	3.5	ns
t_{PZL}	output enable time to LOW-state $n\bar{OE}$ to nAx or nBx	see Figure 6 $V_{CC} = 2.7$ V $V_{CC} = 3.0$ V to 3.6 V	1.0	2.8	4.5	ns


Table 8. Dynamic characteristics ...continuedVoltages are referenced to GND (ground = 0 V); for test circuit see [Figure 8](#).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
t_{PHZ}	output disable time from HIGH-state nOE to nAx or nBx	see Figure 6				
		$V_{CC} = 2.7 \text{ V}$	-	-	5.7	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	1.5	3.2	5.1	ns
t_{PLZ}	output disable time from LOW-state nOE to nAx or nBx	see Figure 6				
		$V_{CC} = 2.7 \text{ V}$	-	-	4.6	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	1.5	3.0	4.6	ns

[1] All typical values are at $V_{CC} = 3.3 \text{ V}$ and $T_{amb} = 25^\circ\text{C}$.

12. Waveforms



**Table 9. Test data**

Input				Load		V_{EXT}			
V_I	f_i	t_W	t_r, t_f	R_L	C_L	t_{PHZ}, t_{PZH}	t_{PLZ}, t_{PZL}	t_{PLH}, t_{PHL}	
2.7 V	≤ 10 MHz	500 ns	≤ 2.5 ns	500 Ω	50 pF	GND	6 V	open	

13. Package outline

SSOP48: plastic shrink small outline package; 48 leads; body width 7.5 mm

SOT370-1




Fig 8. Package outline SOT370-1 (SSOP48)

TSSOP48: plastic thin shrink small outline package; 48 leads; body width 6.1 mm

SOT362-1




Fig 9. Package outline SOT362-1 (TSSOP48)

VFBGA56: plastic very thin fine-pitch ball grid array package; 56 balls; body 4.5 x 7 x 0.65 mm

SOT702-1




Fig 10. Package outline SOT702-1 (VFBGA56)

14. Abbreviations

Table 10. Abbreviations

Acronym	Description
BiCMOS	Bipolar Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
TTL	Transistor-Transistor Logic

15. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74LVT_LVTH16245B_4	20060323	Product data sheet	-	74LVT16245B_3 (9397 750 09135)
Modifications:	<ul style="list-style-type: none"> The format of this data sheet is redesigned to comply with the current presentation and information standard of Philips Semiconductors. Section 2 "Features": changed JEDEC Std. 17 into JESD78 Section 4 "Ordering information": added type numbers 74LVTH16245BDGG and 74LVTH16245BDL 			
74LVT16245B_3 (9397 750 09135)	20021031	Product data sheet	-	74LVT16245B_2 (9397 750 03552)
74LVT16245B_2 (9397 750 03552)	19980219	Product specification	-	74LVT16245B_1
74LVT16245B_1	19940523	Product specification	-	-

16. Legal information

16.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.semiconductors.philips.com>.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Philips Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Philips Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

16.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, Philips Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — Philips Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Philips Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfuction of a Philips Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Philips Semiconductors accepts no liability for inclusion and/or use of Philips Semiconductors products in such equipment or applications and therefore such inclusion and/or use is for the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — Philips Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.semiconductors.philips.com/profile/terms>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by Philips Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

17. Contact information

For additional information, please visit: <http://www.semiconductors.philips.com>

For sales office addresses, send an email to: sales.addresses@www.semiconductors.philips.com

18. Contents

1	General description	1
2	Features	1
3	Quick reference data	1
4	Ordering information	2
5	Functional diagram	3
6	Pinning information	5
6.1	Pinning	5
6.2	Pin description	5
7	Functional description	7
7.1	Function table	7
8	Limiting values	7
9	Recommended operating conditions	8
10	Static characteristics	8
11	Dynamic characteristics	9
12	Waveforms	10
13	Package outline	12
14	Abbreviations	15
15	Revision history	15
16	Legal information	16
16.1	Data sheet status	16
16.2	Definitions	16
16.3	Disclaimers	16
16.4	Trademarks	16
17	Contact information	16
18	Contents	17

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.



© Koninklijke Philips Electronics N.V. 2006. All rights reserved.

For more information, please visit: <http://www.semiconductors.philips.com>.
For sales office addresses, email to: sales.addresses@www.semiconductors.philips.com.

Date of release: 23 March 2006

Document identifier: 74LVT_LVTH16245B_4