

#### **Features and Benefits**

- Chopper stabilization for stable switchpoints throughout operating temperature range
- Externally programmable operate point (through VCC pin)
- On-board voltage regulator for 4.2 V to 24 V operation
- On-chip protection against:
  - Supply transients
  - Output short-circuits
  - Reverse-battery condition

# Package: 3-pin SOT89 (suffix LT) and 3-pin SIP (suffix UA)



Not to scale

### **Description**

The A3250 and A3251 are field-programmable, chopper-stabilized, unipolar Hall-effect switches designed for use in high-temperature applications. These devices use a chopper-stabilization technique to eliminate offset inherent in single-element devices.


The A3250 and A3251 are externally programmable devices. The devices have a wide range of programmability of the magnetic operate point ( $B_{OP}$ ) while the hysteresis remains fixed. This advanced feature allows for optimization of the sensor switchpoint and can drastically reduce the effects of variations found in a production environment, such as magnet and device placement tolerances.

These devices provide on-chip transient protection. A Zener clamp on the power supply protects against overvoltage conditions on the supply line. These devices also include short-circuit protection on the output.

The output of the A3250 switches LOW when subjected to a south-polarity magnetic field with a flux density that exceeds the threshold for  $B_{OP},$  and switches HIGH when the field drops below the magnetic release point,  $B_{RP}.$  The output of the A3251 has the opposite polarity, switching HIGH in a south-polarity magnetic field that  $B_{OP},$  and switching LOW when the field drops below  $B_{RP}.$ 

Continued on the next page...

### **Functional Block Diagram**



### A3250 and A3251

# Field-Programmable, Chopper-Stabilized, Unipolar Hall-Effect Switches

#### **Description (continued)**

The other differences in the devices are the power-on state. The A3250 powers-on in the HIGH state, while the A3251 powers-on in the LOW state.

Three package styles provide a magnetically optimized package

for most applications. Type LT is a miniature SOT89/TO-243AA surface mount package that is thermally enhanced with an exposed ground tab, and type UA is a three-lead ultramini SIP for through-hole mounting. The packages are lead (Pb) free, with 100% matte tin plated leadframes (suffix, -T).


#### **Selection Guide**

Part Number	Dooking!	Dooleans	T <sub>A</sub>	V <sub>out</sub>	
Part Number	Packing <sup>1</sup>	Package	(°C)	Power-On	Running <sup>2</sup>
A3250LLT-T <sup>3</sup>	Bulk, 500 pieces/bag	Ourface manual		High	Low
A3250LLTTR-T	7-in. reel, 1000 pieces/reel	7-in. reel, 1000 pieces/reel			
A3250LUA-T4	Bulk, 500 pieces/bag	SIP through hole			
A3251EUA-T4	Bulk, 500 pieces/bag	SIP through hole	-40 to 85		
A3251LLTTR-T4	7-in. reel, 1000 pieces/reel	Surface mount	-40 to 150	Low	High
A3251LUA-T	Bulk, 500 pieces/bag	SIP through hole	<u> </u>		



#### **Absolute Maximum Ratings**

Characteristic	Symbol	Notes	Rating	Units	
Supply Voltage	V <sub>CC</sub>		26.5	V	
Reverse Supply Voltage	V <sub>RCC</sub>		-18	V	
Zener Overvoltage	V <sub>Z</sub>		30	V	
Output Current	I <sub>OUT</sub>		20	mA	
Magnetic Flux Density	В		Unlimited	G	
On a rational Alaskia at Tamana anti-us	_	Range E	-40 to 85	°C	
Operating Ambient Temperature	T <sub>A</sub>	Range L	-40 to 150	°C	
Maximum Junction Temperature	T <sub>J</sub> (max)		165	°C	
Storage Temperature	T <sub>stg</sub>		-65 to 170	°C	



UΑ

#### **Terminal List**

Number	Name	Function
1	VCC	Connects power supply to chip
2	GND	Ground
3	VOUT	Device output



www.allegromicro.com

<sup>&</sup>lt;sup>1</sup>Contact Allegro for additional packing options.

<sup>&</sup>lt;sup>2</sup>In south polarity magnetic field of sufficient strength.

<sup>3</sup> Variant is in production but has been determined to be LAST TIME BUY. This classification indicates that the variant is obsolete and notice has been given. Sale of the variant is currently restricted to existing customer applications. The variant should not be purchased for new design applications because of obsolescence in the near future. Samples are no longer available. Status date change November 1, 2008. Deadline for receipt of LAST TIME BUY orders is May 1, 2008.

<sup>&</sup>lt;sup>4</sup>Variant is in production but has been determined to be NOT FOR NEW DESIGN. This classification indicates that sale of the variant is currently restricted to existing customer applications. The variant should not be purchased for new design applications because obsolescence in the near future is probable. Samples are no longer available. Status change: November 1, 2008.

# A3250 and A3251

# Field-Programmable, Chopper-Stabilized, Unipolar Hall-Effect Switches

Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Units
ELECTRICAL CHARACTERIST	ics					
Supply Voltage <sup>1</sup>	V <sub>CC</sub>	Running mode	4.2	_	24	V
Output Saturation Voltage	V <sub>OUT(sat)</sub>	I <sub>OUT</sub> = 20 mA; Switch state = ON	_	175	400	mV
Output Leakage Current	I <sub>OFF</sub>	V <sub>OUT</sub> = 24 V; Switch state = OFF	_	_	10	μA
		A3250; B <b<sub>RP; V<sub>OUT</sub> = HIGH</b<sub>	_	4.0	7.0	mA
0	I <sub>CC(off)</sub>	A3251; B>B <sub>OP</sub> ; V <sub>OUT</sub> = HIGH	_	4.0	7.0	mA
Supply Current		A3250; B>B <sub>OP</sub> ; V <sub>OUT</sub> = LOW	_	6.0	10.0	mA
	I <sub>CC(on)</sub>	A3251; B <b<sub>RP; V<sub>OUT</sub> = LOW</b<sub>	_	6.0	10.0	mA
Output Rise Time	t <sub>r</sub>	$R_{LOAD}$ = 820 $\Omega$ , $C_{LOAD}$ = 10 pF	_	_	5.0	μs
Output Fall Time	t <sub>f</sub>	$R_{LOAD}$ = 820 $\Omega$ , $C_{LOAD}$ = 10 pF	_	_	5.0	μs
Chopping Frequency	f <sub>C</sub>		_	340	_	kHz
Power-Up Time	t <sub>on</sub>	V <sub>OUT</sub> = HIGH	_	20	50	μs
Output Current Limit <sup>1,2</sup>	I <sub>OUT(lim)</sub>	Short-circuit protection	60	90	120	mA
Davis Or Otata		A3250; B < B <sub>RP</sub> , t > t <sub>on</sub>	_	HIGH	_	mV
Power-On State	POS	A3251; B < B <sub>RP</sub> , t > t <sub>on</sub>	_	LOW	_	mV
MAGNETIC CHARACTERISTIC	S			1		
Initial Operate Point	B <sub>OP</sub>		-20	13	50	G
Temperature Drift of B <sub>OP</sub>	ΔB <sub>OP</sub>	B <sub>OP</sub> ≤ 500 gauss	-35	_	35	G
Hartana in (D. D. )	B <sub>hys</sub>	Package T <sub>A</sub> range = J	5.0	18	35	G
Hysteresis (B <sub>OP</sub> – B <sub>RP</sub> )		Package T <sub>A</sub> range = L	5.0	13	35	G
PROGRAMMING CHARACTER	ISTICS		I			
Programmable B <sub>OP</sub> Values <sup>3</sup>	B <sub>OP(prog)</sub>		50	_	≥350	G
	_	Switchpoint set	_	6	_	Bit
Number of Programming Bits		Programming lock	_	1	_	Bit
Resolution	B <sub>RES</sub>		_	7.0	_	G
TRANSIENT PROTECTION CH		rics	l	1	I	<u>I</u>
Supply Zener Voltage	V <sub>Z</sub>		28	_	_	V
Supply Zener Current	I <sub>Z</sub>	V <sub>CC</sub> = 28 V	_	_	13	mA
Reverse Battery Current	I <sub>RCC</sub>	$V_{RCC} = -18 \text{ V}, T_J < T_{J(max)}$		_	-5.0	mA

<sup>&</sup>lt;sup>1</sup> Do not exceed TJ(max): Additional information on power derating is provided in the applications section.





<sup>&</sup>lt;sup>2</sup> Short-circuit protection is not intended for continuous operation; permanent damage may result.


<sup>&</sup>lt;sup>3</sup> Device can be used below 50 G but is not guaranteed to be a unipolar switch. It is the responsibility of the programmer to verify that the desired switchpoint has been achieved.


### Typical Characterization Data


All data are taken with A3250 devices, the average of 3 lots, 30 pieces per lot


















### Typical Characterization Data

All data are taken with A3250 devices, the average of 3 lots, 30 pieces per lot












### Typical Characterization Data

All data are taken with A3250 devices, the average of 3 lots, 30 pieces per lot










#### THERMAL CHARACTERISTICS may require derating at maximum conditions, see application information


Characteristic	Symbol	Test Conditions		Units
Package Thermal Resistance	$R_{ heta JA}$	Package UA, 1-layer PCB with copper limited to solder pads		°C/W
		Package LT, 1-layer PCB with copper limited to solder pads		°C/W
		Package LT, 2-layer PCB with 0.94 in <sup>2</sup> copper each side	78	°C/W





### Hysteresis Curves





www.allegromicro.com

Output voltage in relation to sensed magnetic flux density in a south polarity magnetic field of sufficient strength. Transition through BOP must precede transition through BRP.



### **Functional Description**

#### **Chopper-Stabilized Technique**

The Hall sensor is based on a Hall element, a small sheet of semiconductor material in which a constant bias current flows when a constant voltage source is applied. The output takes the form of a voltage measured across the width of the Hall element, and has negligible value in the absence of a magnetic field. When a magnetic field is applied with flux lines at right angles to the current in the Hall element, a small signal voltage directly proportional to the strength of the magnetic field occurs at the output of the Hall element.


This small signal voltage is disproportionally small relative to the offset produced at the input of the device. This makes it very difficult to process the signal and maintain an accurate, reliable output over the specified temperature and voltage range. Therefore, it is important to reduce any distortion of the signal that could be amplified when the signal is processed.

Chopper stabilization is a unique approach used to minimize input offset on the Hall IC. This technique removes a key source of output drift due to temperature and mechanical stress, and produces a 3X reduction in offset in comparison to other, conventional methods.

This offset reduction chopping technique is based on a signal modulation-demodulation process. The undesired offset

signal is separated from the magnetically-induced signal in the frequency domain. The offset (and any low-frequency noise) component of the signal can be seen as signal distortion added after the signal modulation process has taken place. Therefore, the dc offset is not modulated and remains a low-frequency component. Consequently, the signal demodulation process acts as a modulation process for the offset, causing the magnetically-induced signal to recover its original spectrum at baseband while the dc offset becomes a high-frequency signal. Then, the signal passes using a low-pass filter, while the modulated dc offset is suppressed.

The advantage of this approach is significant offset reduction, which desensitizes the Hall IC against the effects of temperature and mechanical stress. The disadvantage is that this technique features a demodulator that uses a sample-and-hold block to store and recover the signal. This sampling process can slightly degrade the SNR (signal-to-noise ratio) by producing replicas of the noise spectrum at the baseband. This degradation is a function of the ratio between the white noise spectrum and the sampling frequency. The effect of the degradation of the SNR is higher jitter, also known as signal repeatability. However, the jitter in a continuous-time device can be 5X that of the A3250/A3251.



Chopper stabilization circuit (dynamic quadrature offset cancellation)



# A3250 and A3251

### Field-Programmable, Chopper-Stabilized, Unipolar Hall-Effect Switches

### **Programming Protocol**

The operate switchpoint,  $B_{OP}$ , can be field-programmed. To do so, a coded series of voltage pulses through the VCC pin is used to set bitfields in onboard registers. The effect on the device output can be monitored, and the registers can be cleared and set repeatedly until the required  $B_{OP}$  is achieved. To make the setting permanent, bitfield-level solid state fuses are blown, and finally, a device-level fuse is blown, blocking any further coding. It is not necessary to program the release switchpoint,  $B_{RP}$ , because the difference between  $B_{OP}$  and  $B_{RP}$ , referred to as the hysteresis,  $B_{HYS}$ , is fixed.

The range of values between  $B_{OP(min)}$  and  $B_{OP(max)}$  is scaled to 64 increments. The actual change in magnetic flux (G) represented by each increment is indicated by  $B_{RES}$  (see the Operating Characteristics table; however, testing is the only method for verifying the resulting  $B_{OP}$ ). For programming, the 64 increments are individually identified using 6 data bits, which are physically represented by 6 bitfields in the onboard registers. By setting these bitfields, the corresponding calibration value is programmed into the device.

Three voltage levels are used in programming the device: a low voltage,  $V_{PL}$ , a minimum required to sustain register settings; a mid-level voltage,  $V_{PM}$ , used to increment the address counter in the device; and a high voltage,  $V_{PH}$ , used to separate sets of  $V_{PM}$  pulses (when short in duration) and to blow fuses (when long in duration). A fourth voltage level, essentially 0 V, is used to clear the registers between pulse sequences. The pulse values are shown in the Programming Protocol Characteristics table and in figure 1.




Figure 1. Pulse amplitudes and durations

Additional information on device programming and programming products is available on www. allegromicro.com. Programming hardware is available for purchase, and programming software is available free of charge.

**Code Programming.** Each bitfield must be individually set. To do so, a pulse sequence must be transmitted for each bitfield that is being set to 1. If more than one bitfield is being set to 1, all pulse sequences must be sent, one after the other, without allowing  $V_{CC}$  to fall to zero (which clears the registers).

The same pulse sequence is used to provisionally set bitfields as is used to permanently set bitfield-level fuses. The only difference is that when provisionally setting bitfields, no fuse-blowing pulse is sent at the end of the pulse sequence.

### PROGRAMMING PROTOCOL CHARACTERISTICS, T<sub>A</sub> = 25°C, unless otherwise noted

Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Programming Voltage <sup>1</sup>	V <sub>PL</sub>	Minimum voltage range during programming	4.5	5.0	5.5	V
	V <sub>PM</sub>		10	11	12	V
	V <sub>PH</sub>		23	25	26	V
Programming Current <sup>2</sup>	I <sub>PP</sub>	Maximum supply current during programming	_	500	_	mA
	t <sub>d(0)</sub>	OFF time between programming bits	20	_	_	μs
Pulse Width	t <sub>d(1)</sub>	Pulse duration (ON time) for enable, address, fuse blowing or lock bits	20	_	_	μs
	t <sub>d(P)</sub>	Pulse duration (ON time) for fuse blowing	100	300	_	μs
Pulse Rise Time	t <sub>r</sub>	V <sub>PL</sub> to V <sub>PM</sub> ; V <sub>PL</sub> to V <sub>PH</sub>	11	_	_	μs
Pulse Fall Time	t <sub>f</sub>	V <sub>PM</sub> to V <sub>PL</sub> ; V <sub>PH</sub> to V <sub>PL</sub>	5	_	-	μs

<sup>&</sup>lt;sup>1</sup>Programming voltages are measured at the VCC pin.

 $<sup>^2</sup>$ A bypass capacitor with a minimum capacitance of 0.1  $\mu$ F must be connected from VCC to the GND pin of the device in order to provide the current necessary to blow the fuse.



The pulse sequences consist of the following groups of pulses:

- 1. An enable sequence.
- 2. A bitfield address sequence.
- 3. When permanently setting the bitfield, a long V<sub>PH</sub> fuse-blowing pulse. (Note: Blown bit fuses cannot be reset.)
- 4. When permanently setting the bitfield, the level of  $V_{CC}$  must be allowed to drop to zero between each pulse sequence, in order to clear all registers. However, when provisionally setting bitfields, V<sub>CC</sub> must be maintained at V<sub>PL</sub> between pulse sequences, in order to maintain the prior bitfield settings while preparing to set additional bitfields.

Bitfields that are not set are evaluated as zeros. The bitfield-level fuses for 0 value bitfields are never blown. This prevents inadvertently setting the bitfield to 1. Instead, blowing the devicelevel fuse protects the 0 bitfields from being accidentally set in the future.

When provisionally trying the calibration value, one pulse sequence is used, using decimal values. The sequence for setting the value  $5_{10}$  is shown in figure 2.

When permanently setting values, the bitfields must be set individually, and 5<sub>10</sub> must be programmed as binary 101. Bit 3 is set to 1  $(000100_2$ , which is  $4_{10}$ ), then bit 1 is set to 1  $(000001_2$ , which is  $1_{10}$ ). Bit 2 is ignored, and so remains 0. Two pulse sequences for permanently setting the calibration value 5 are shown in figure 3. The final V<sub>PH</sub> pulse is maintained for a longer period, enough to blow the corresponding bitfield-level fuse.




Figure 2. Pulse sequence to provisionally try calibration value 5.




Figure 3. Pulse sequence to permanently encode calibration value 5 (101 binary, or bitfield address 3 and bitfield address 1).



V+

**Enabling Addressing Mode**. The first segment of code is a keying sequence used to enable the bitfield addressing mode. As shown in figure 4, this segment consists of one short  $V_{PH}$  pulse, seven or more  $V_{PM}$  pulses, and one short  $V_{PH}$  pulse, with no supply interruptions. This sequence is designed to prevent the device from being programmed accidentally, such as by noise on the supply line.

V<sub>PH</sub>
V<sub>PM</sub>
V<sub>PL</sub>
0
Minimum 7 pulses

Figure 4. Addressing mode enable pulse sequence

**Address Selection**. After addressing mode is enabled, the target bitfield address, is indicated by a series of VPM pulses, as shown in figure 3. When provisionally trying a value, this sequence is followed by a short  $V_{PH}$  pulse, which serves to delimit the address and set the corresponding bitfield. When permanently setting a bitfield, the  $V_{PH}$  pulse is continued for a longer period of time, suffienct to not only set the bitfield to 1, but also to blow the bitfield fuse.




Figure 5. Pulse sequence to select addresses

**Lock Bit Programming.** After the desired  $B_{OP}$  calibration value is programmed, and all of the corresponding bitfield-level fuses are blown, the device-level fuse should be blown. To do so, the lock bit (bitfield address 65) should be encoded as 1 and have its fuse blown. This is done in the same manner as permanently setting the other bitfields, as shown in figure 6.




Figure 6. Pulse sequence to encode lock bit


### **Application Information**

For additional general application information, visit the Allegro MicroSystems Web site at www. allegromicro.com.

#### Typical Application Circuit

It is strongly recommended that an external ceramic bypass capacitor,  $C_{BYP}$ , in the range of 0.01  $\mu F$  to 0.1  $\mu F$  be connected between the VCC pin and the supply and GND pin to reduce both external noise and noise generated by the chopper-stabilization technique. (The diagram at the right shows  $C_{BYP}$  at 0.1  $\mu F$ .)  $C_{BYP}$  should be installed so that the traces that connect it to the A3250/A3251 are no greater than 5 mm in length. (For programming the device, the capacitor may be further away from the device, including mounting on the board used for programming the device.)

The series resistor  $R_{\rm S}$ , in combination with  $C_{\rm BYP}$  creates a filter for EMI pulses. (Additional information on EMC is provided on the Allegro MicroSystems Web site.)  $R_{\rm S}$  will have a drop of approximately 800 mV. This must be taken into consideration when determining the minimum VCC requirement for the A3250/A3251. The pull-up resistor,  $R_{\rm L}$ , should be chosen to limit the current through the output transistor; do not exceed the maximum continuous output current of the device.



Typical application circuit



#### **Power Derating**

The device must be operated below the maximum junction temperature of the device,  $T_{J(max)}$ . Under certain combinations of peak conditions, reliable operation may require derating supplied power or improving the heat dissipation properties of the application. This section presents a procedure for correlating factors affecting operating  $T_J$ . (Thermal data is also available on the Allegro MicroSystems Web site.)

The Package Thermal Resistance,  $R_{\theta JA}$ , is a figure of merit summarizing the ability of the application and the device to dissipate heat from the junction (die), through all paths to the ambient air. Its primary component is the Effective Thermal Conductivity, K, of the printed circuit board, including adjacent devices and traces. Radiation from the die through the device case,  $R_{\theta JC}$ , is relatively small component of  $R_{\theta JA}$ . Ambient air temperature,  $T_A$ , and air motion are significant external factors, damped by overmolding.

The effect of varying power levels (Power Dissipation,  $P_D$ ), can be estimated. The following formulas represent the fundamental relationships used to estimate  $T_J$ , at  $P_D$ .

$$P_D = V_{IN} \times I_{IN} \tag{1}$$

$$\Delta T = P_D \times R_{\Theta IA}$$
 (2)

$$T_{I} = T_{\Delta} + \Delta T \tag{3}$$

For example, given common conditions such as:  $T_A$ = 25°C,  $V_{CC}$ = 12 V,  $I_{CC}$ = 4 mA, and  $R_{\theta JA}$ = 165 °C/W, then:

$$P_D = V_{CC} \times I_{CC} = 12 \text{ V} \times 4 \text{ mA} = 48 \text{ mW}$$

$$\Delta T = P_D \times R_{\theta IA} = 48 \text{ mW} \times 165 \text{ }^{\circ}\text{C/W} = 8^{\circ}\text{C}$$

$$T_J = T_A + \Delta T = 25^{\circ}C + 8^{\circ}C = 33^{\circ}C$$

A worst-case estimate,  $P_{D(max)}$ , represents the maximum allowable power level ( $V_{CC(max)}$ ,  $I_{CC(max)}$ ), without exceeding  $T_{J(max)}$ , at a selected  $R_{\theta JA}$  and  $T_A$ .

*Example*: Reliability for  $V_{CC}$  at  $T_A$ =150°C, package UA, using minimum-K PCB.

Observe the worst-case ratings for the device, specifically:  $R_{\theta JA} = 165 ^{\circ} C/W$ ,  $T_{J(max)} = 165 ^{\circ} C$ ,  $V_{CC(max)} = 24$  V, and  $I_{CC(max)} = 10$  mA.

Calculate the maximum allowable power level,  $P_{D(max)}$ . First, invert equation 3:

$$\Delta T_{\text{max}} = T_{\text{J(max)}} - T_{\text{A}} = 165 \,^{\circ}\text{C} - 150 \,^{\circ}\text{C} = 15 \,^{\circ}\text{C}$$

This provides the allowable increase to  $T_J$  resulting from internal power dissipation. Then, invert equation 2:

$$P_{D(max)} = \Delta T_{max} \div R_{\theta JA} = 15^{\circ}C \div 165^{\circ}C/W = 91 \text{ mW}$$

Finally, invert equation 1 with respect to voltage:


$$V_{CC(est)} = P_{D(max)} \div I_{CC(max)} = 91 \text{ mW} \div 10 \text{ mA} = 9 \text{ V}$$


The result indicates that, at  $T_A$ , the application and device can dissipate adequate amounts of heat at voltages  $\leq V_{CC(est)}$ .


Compare  $V_{CC(est)}$  to  $V_{CC(max)}$ . If  $V_{CC(est)} \leq V_{CC(max)}$ , then reliable operation between  $V_{CC(est)}$  and  $V_{CC(max)}$  requires enhanced  $R_{\theta JA}$ . If  $V_{CC(est)} \geq V_{CC(max)}$ , then operation between  $V_{CC(est)}$  and  $V_{CC(max)}$  is reliable under these conditions.



### Package LT, 3-Pin SOT89







Basic pads for low-stress, not self-aligning Additional pad for low-stress, self-aligning Additional area for IPC reference layout

For Reference Only; not for tooling use (reference JEDEC. TO-243AA) Dimensions in millimeters

Dimensions exclusive of mold flash, gate burrs, and dambar protrusions Exact case and lead configuration at supplier discretion within limits shown

Active Area Depth, 0.78 mm REF

Reference land pattern layout (reference IPC7351 SOT89N);
All pads a minimum of 0.20 mm from all adjacent pads; adjust as necessary to meet application process requirements and PCB layout tolerances

Branding scale and appearance at supplier discretion

hall element, not to scale




Standard Branding Reference View

 $\mathcal{A}$  = Supplier emblem N = Last two digits of device part number

T = Temperature code

### Package UA, 3-Pin SIP



Copyright ©2004-2008, Allegro MicroSystems, Inc.

The products described herein are manufactured under one or more of the following U.S. patents: 5,045,920; 5,264,783; 5,442,283; 5,389,889; 5,581,179; 5,517,112; 5,619,137; 5,621,319; 5,650,719; 5,686,894; 5,694,038; 5,729,130; 5,917,320; and other patents pending.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in life support devices or systems, if a failure of an Allegro product can reasonably be expected to cause the failure of that life support device or system, or to affect the safety or effectiveness of that device or system.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

For the latest version of this document, visit our website: www.allegromicro.com

