IDC Low Inductance Capacitors (RoHS)

0612/0508 IDC (InterDigitated Capacitors)

GENERAL DESCRIPTION


Inter-Digitated Capacitors (IDCs) are used for both semiconductor package and board level decoupling. The equivalent series inductance (ESL) of a single capacitor or an array of capacitors in parallel determines the response time of a Power Delivery Network (PDN). The lower the ESL of a PDN, the faster the response time. A designer can use many standard MLCCs in parallel to reduce ESL or a low ESL Inter-Digitated Capacitor (IDC) device. These IDC devices are available in versions with a maximum height of 0.95mm or 0.55mm.

IDCs are typically used on packages of semiconductor products with power levels of 15 watts or greater. Inter-Digitated Capacitors are used on CPU, GPU, ASIC, and ASSP devices produced on 0.13µ, 90nm, 65nm, and 45nm processes. IDC devices are used on both ceramic and organic package substrates. These low ESL surface mount capacitors can be placed on the bottom side or the top side of a package substrate. The low profile 0.55mm maximum height IDCs can easily be used on the bottom side of BGA packages or on the die side of packages under a heat spreader.


IDCs are used for board level decoupling of systems with speeds of 300MHz or greater. Low ESL IDCs free up valuable board space by reducing the number of capacitors required versus standard MLCCs. There are additional benefits to reducing the number of capacitors beyond saving board space including higher reliability from a reduction in the number of components and lower placement costs based on the need for fewer capacitors.

The Inter-Digitated Capacitor (IDC) technology was developed by AVX. This is the second family of Low Inductance MLCC products created by AVX. IDCs are a cost effective alternative to AVX's first generation low ESL family for high-reliability applications known as LICA (Low Inductance Chip Array).


AVX IDC products are available with a lead-free finish of plated Nickel/Tin.



TYPICAL IMPEDANCE



HOW TO ORDER



NOTE: Contact factory for availability of Termination and Tolerance Options for Specific Part Numbers.

PERFORMANCE CHARACTERISTICS

Capacitance Tolerance	±20% Preferred
Operation	X7R = -55°C to +125°C
Temperature Range	X5R = -55°C to +85°C
	X7S = -55°C to +125°C
Temperature Coefficient	±15% (0VDC)
Voltage Ratings	4, 6.3, 10, 16 VDC
Dissipation Factor	4V, 6.3V = 6.5% max; 10V = 5.0% max; 16V = 3.5% max
Insulation Resistance (@+25°C, RVDC)	100,000M Ω min, or 1,000M Ω per μF min.,whichever is less

Dielectric Strength	No problems observed after 2.5 x RVDC for 5 seconds at 50mA max current
CTE (ppm/C)	12.0
Thermal Conductivity	4-5W/M K
Terminations Available	Plated Nickel and Solder
Max. Thickness	0.037" (0.95mm)




IDC Low Inductance Capacitors (RoHS)

0612/0508 IDC (InterDigitated Capacitors)

SIZE	E		Th	in 05	08				0508				Thin	0612			06	12		
Length	mm (in.)			0.0 ± 0.0 0.0 ± 0.0			2.03 ± 0.20 (0.080 ± 0.008)			3.20 ± 0.20 (0.126 ± 0.008)		3.20 ± 0.20 (0.126 ± 0.008)			3)					
Width	mm (in.)			1.27 ± 0.20 (0.050 ± 0.008)		1.60 ± 0.20 (0.063 ± 0.008)			1.60 ± 0.20 (0.063 ± 0.008)			3)								
Terminal Pitch	mm (in.)			50 ± 0.0 20 ± 0.0			0.50 ± 0.05 (0.020 ± 0.002)			0.80 ± 0.10 (0.031 ± 0.004)		0.80 ± 0.10 (0.031 ± 0.004)			.)					
Thickness	mm (in.)			55 MA 022) MA					95 MA) 037) MA				0.55 MAX. 0.95 MAX. (0.022) MAX. (0.037) MAX.							
WVDC		4	6.3	10	16	25	4	6.3	10	16	25	4	6.3	10	16	4	6.3	10	16	
Cap (µF)	0.01																			
	0.033																			
	0.047																			
	0.068																			
	0.10																			
	0.22																			
	0.33																			
	0.47																			Consult factory for additional requirements
	0.68																			
	1.0																			= X7R
	1.5																			= X5R
	2.2																			= X7S
	3.3																			

PHYSICAL DIMENSIONS AND PAD LAYOUT



PHYSICAL CHIP DIMENSIONS millimeters (inches)

0612

L	W	BW	BL	Р
3.20 ± 0.20	1.60 ± 0.20	0.41 ± 0.10	0.18 +0.25	0.80 ± 0.10
(0.126 ± 0.008)	(0.063 ± 0.008)	(0.016 ± 0.004)	(0.007 +0.010)	(0.031 ± 0.004)

0508

L	W	BW	BL	Р
2.03±0.20	1.27±0.20	0.254±0.10	0.18 +0.25	0.50 ± 0.05
(0.080±0.008)	(0.050±0.008)	(0.010±0.004)		(0.020 ± 0.002)

PAD LAYOUT DIMENSIONS

0612

Α	В	С	D	Е
0.89	1.65	2.54	0.46	0.80
(0.035)	(0.065)	(0.100)	(0.018)	(0.031)

0508

Α	В	С	D	Е
0.64	1.27	1.91	0.28	0.50
(0.025)	(0.050)	(0.075)	(0.011)	(0.020)

