Power MOSFET P-Channel ChipFET™

-3.6 Amps, -20 Volts

Features

- Low R_{DS(on)} for Higher Efficiency
- Logic Level Gate Drive
- Miniature ChipFET Surface Mount Package Saves Board Space

Applications

• Power Management in Portable and Battery–Powered Products; i.e., Cellular and Cordless Telephones and PCMCIA Cards

MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)

Rating	Symbol	5 Secs	Steady State	Unit
Drain-Source Voltage	V _{DS}	-20		V
Gate-Source Voltage	V_{GS}	±	12	V
Continuous Drain Current $(T_J = 150^{\circ}C) \text{ (Note 1)}$ $T_A = 25^{\circ}C$ $T_A = 85^{\circ}C$	I _D	±4.9 ±3.5	±3.6 ±2.6	A
Pulsed Drain Current	I _{DM}	±15		Α
Continuous Source Current (Note 1)	I _{AS}	-2.1	-1.1	Α
Maximum Power Dissipation (Note 1) $T_A = 25^{\circ}C$ $T_A = 85^{\circ}C$	P _D	2.5 1.3	1.3 0.7	W
Operating Junction and Storage Temperature Range	T _J , T _{stg}	–55 to	+150	°C


^{1.} Surface Mounted on 1" x 1" FR4 Board.



ON Semiconductor®

http://onsemi.com


V _{(BR)DSS}	R _{DS(on)} TYP	I _D MAX	
–20 V	56 mΩ @ -4.5	-3.6 A	



P-Channel MOSFET



ChipFET CASE 1206A Style 1



ORDERING INFORMATION

Device		Package	Shipping [†]
	NTHS5443T1	ChipFET	3000/Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

THERMAL CHARACTERISTICS

Characteristic	Symbol	Тур	Max	Unit
Maximum Junction–to–Ambient (Note 2) t ≤ 5 sec Steady State	R _{thJA}	40 80	50 95	°C/W
Maximum Junction-to-Foot (Drain) Steady State	R _{thJF}	15	20	°C/W

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Characteristic	Symbol	Test Condition	Min	Тур	Max	Unit
Static	-		=			•
Gate Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$	-0.6	_	_	V
Gate-Body Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 12 \text{ V}$	-	_	±100	nA
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = -16 \text{ V}, V_{GS} = 0 \text{ V}$	-	-	-1.0	μΑ
		$V_{DS} = -16 \text{ V}, V_{GS} = 0 \text{ V},$ $T_{J} = 85^{\circ}\text{C}$	-	-	-5.0	
On-State Drain Current (Note 3)	I _{D(on)}	$V_{DS} \le -5.0 \text{ V}, V_{GS} = -4.5 \text{ V}$	-15	-	_	Α
Drain-Source On-State Resistance (Note 3)	r _{DS(on)}	V _{GS} = -4.5 V, I _D = -3.6 A V _{GS} = -3.6 V, I _D = -3.3 A	- -	0.056 0.065	0.065 0.074	Ω
		$V_{GS} = -2.5 \text{ V}, I_D = -2.7 \text{ A}$	-	0.095	0.110	1
Forward Transconductance (Note 3)	9fs	$V_{DS} = -10 \text{ V}, I_D = -3.6 \text{ A}$	-	10	_	S
Diode Forward Voltage (Note 3)	V_{SD}	$I_S = -1.1 \text{ A}, V_{GS} = 0 \text{ V}$	-	-0.8	-1.2	V
Dynamic (Note 4)						
Total Gate Charge	Q_g		_	7.5	12	nC
Gate-Source Charge	Q_{gs}	$V_{DS} = -10 \text{ V}, V_{GS} = -4.5 \text{ V},$ $I_{D} = -3.6 \text{ A}$	-	0.9	2.8	
Gate-Drain Charge	Q_{gd}	, , , e.e	-	2.2	_	1
Turn-On Delay Time	t _{d(on)}		-	8.5	13	μS
Rise Time	t _r	$V_{DD} = -10 \text{ V}, R_L = 10 \Omega$	-	14	21	1
Turn-Off Delay Time	t _{d(off)}	$I_D \cong -1.0 \text{ A}, V_{GEN} = -4.5 \text{ V},$ $R_G = 6 \Omega$	-	38	57	1
Fall Time	t _f	1	-	30	45	1
Source-Drain Reverse Recovery Time	t _{rr}	$I_F = -1.1 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s}$	-	30	60	ns

- Surface Mounted on 1" x 1" FR4 Board.
 Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Guaranteed by design, not subject to production testing.

TYPICAL ELECTRICAL CHARACTERISTICS





Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On–Resistance versus Gate–to–Source Voltage

Figure 4. On-Resistance versus Drain Current and Gate Voltage







Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current versus Voltage

TYPICAL ELECTRICAL CHARACTERISTICS



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance





Figure 10. Normalized Thermal Transient Impedance, Junction-to-Ambient


PACKAGE DIMENSIONS



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. MOLD GATE BURRS SHALL NOT EXCEED 0.13 MM PER SIDE.
 4. LEADFRAME TO MOLDED BODY OFFSET IN HORIZONTAL AND VERTICAL SHALL NOT EXCEED 0.08 MM.
 5. DIMENSIONS A AND B EXCLUSIVE OF MOLD GATE BURRS.
 6. NO MOLD FLASH ALLOWED ON THE TOP AND BOTTOM LEAD SURFACE.
 7. 1206A-01 AND 1206A-02 OBSOLETE. NEW STANDARD IS 1206A-03.

	MILLIN	IETERS	INC	INCHES		
DIM	MIN	MAX	MIN	MAX		
Α	2.95	3.10	0.116	0.122		
В	1.55	1.70	0.061	0.067		
С	1.00	1.10	0.039	0.043		
D	0.25	0.35	0.010	0.014		
G	0.65	BSC	0.02	5 BSC		
J	0.10	0.20	0.004	0.008		
K	0.28	0.42	0.011	0.017		
L	0.55 BSC		0.02	2 BSC		
M	5° NOM		5°	NOM		
٥.	1 90	2.00	0.072	0.000		

- STYLE 1:
 PIN 1. DRAIN
 2. DRAIN
 3. DRAIN
 4. GATE
 5. SOURCE
 6. DRAIN
 7. DRAIN
 8. DRAIN



*For information on soldering specifications, please refer to our Soldering Reference Manual, SOLDERRM/D

ChipFET is a trademark of Vishay Siliconix.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free LISA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.