Power MOSFET 12 Amps, 60 Volts P-Channel DPAK

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. Designed for low-voltage, highspeed switching applications in power supplies, converters, and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer an additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- I_{DSS} and V_{DS(on)} Specified at Elevated Temperature
- Designed for Low-Voltage, High-Speed Switching Applications and to Withstand High Energy in the Avalanche and Commutation Modes

MAXIMUM RATINGS (Tj = 25°C unless otherwise noted)

· · · · · · · · · · · · · · · · · · ·			
Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V_{DSS}	60	Vdc
Gate-to-Source Voltage - Continuous - Non-repetitive (t _p ≤ 10 ms)	V _{GS} V _{GSM}	± 20 ± 25	Vdc Vpk
Drain Current - Continuous @ $T_a = 25^{\circ}C$ - Single Pulse ($t_p \le 10 \text{ ms}$)	I _D I _{DM}	12 36	Adc Apk
Total Power Dissipation @ T _a = 25°C	P_{D}	55	Watts
Operating and Storage Temperature Range	T _J , T _{stg}	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy – Starting $T_J = 25^{\circ}C$ ($V_{DD} = 25 \text{ Vdc}, V_{GS} = 10 \text{ Vdc}, Peak$ $I_L = 12 \text{ Apk}, L = 3.0 \text{ mH}, R_G = 25 \Omega$)	E _{AS}	216	mJ
Thermal Resistance - Junction-to-Case - Junction-to-Ambient (Note 1) - Junction-to-Ambient (Note 2)	$egin{array}{c} R_{ hetaJC} \ R_{ hetaJA} \ R_{ hetaJA} \end{array}$	2.73 71.4 100	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8 in. from case for 10 seconds	T _L	260	ပ္


- 1. When surface mounted to an FR4 board using 1 in. pad size (Cu. area = 1.127 in²)
- 2. When surface mounted to an FR4 board using the minimum recommended pad size (Cu. area = 0.412 in^2)




ON Semiconductor®


http://onsemi.com

V _{(BR)DSS}	R _{DS(on)} TYP	I _D MAX
60 V	155 mΩ @ 10 V, 6 A	12 A





PIN ASSIGNMENT



ORDERING INFORMATION

Device	Package	Shipping [†]	
NTD2955-1		75 Units/Rail	
NTD2955	DPAK	75 Units/Rail	
NTD2955T4		2500 Tape & Reel	
NTD2955-1G	DDAK	75 Units/Rail	
NTD2955G	DPAK (Pb-Free)	75 Units/Rail	
NTD2955T4G	,	2500 Tape & Reel	


†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Cha	Symbol	Min	Тур	Max	Unit	
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Volta ($V_{GS} = 0$ Vdc, $I_D = 0.25 \mu A$) (Positive Temperature Coefficient	V _{(BR)DSS}	60 -	- 67		Vdc mV/°C	
Zero Gate Voltage Drain Current $(V_{GS} = 0 \text{ Vdc}, V_{DS} = 60 \text{ Vdc}, T_J \\ (V_{GS} = 0 \text{ Vdc}, V_{DS} = 60 \text{ Vdc}, T_J$	I _{DSS}	_ _	_ _	10 100	μAdc	
Gate-Body Leakage Current (V _{GS}	$_{\rm s}$ = ± 20 Vdc, V _{DS} = 0 Vdc)	I _{GSS}	_	_	100	nAdc
ON CHARACTERISTICS (Note 3)		•	ļ	¥	!	Ļ
Gate Threshold Voltage $(V_{DS} = V_{GS}, I_D = 250 \mu Adc)$ (Negative Temperature Coefficients)	V _{GS(th)}	2.0	2.8 4.5	4.0 -	Vdc mV/°C	
Static Drain–Source On–State Rec (V _{GS} = 10 Vdc, I _D = 6.0 Adc)	R _{DS(on)}	-	0.155	0.180	Ω	
	V _{DS(on)}		1.86	2.6 2.0	Vdc	
Forward Transconductance (V _{DS} =	= 10 Vdc, I _D = 6.0 Adc)	gFS		8.0	_	Mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	-	500	750	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, F = 1.0 \text{ MHz})$	C _{oss}	-	150	250	
Reverse Transfer Capacitance	,	C _{rss}	_	50	100	
SWITCHING CHARACTERISTICS	(Notes 3 and 4)	T		Т	ı	T
Turn-On Delay Time		t _{d(on)}	_	10	20	ns
Rise Time	$(V_{DD} = 30 \text{ Vdc}, I_D = 12 \text{ A},$	t _r	-	45	85	
Turn-Off Delay Time	$V_{GS} = 10 \text{ V}, R_{G} = 9.1 \Omega$	t _{d(off)}	-	26	40	
Fall Time		t _f	-	48	90	
Gate Charge		Q _T	-	15	30	nC
	$(V_{DS} = 48 \text{ Vdc}, V_{GS} = 10 \text{ Vdc}, I_{D} = 12 \text{ A,})$	Q _{GS}	_	4.0	-	
		Q_GD	-	7.0	-	
DRAIN-SOURCE DIODE CHARAC	TERISTICS (Note 3)	I .		I	I	
Diode Forward On–Voltage ($I_S = 12$ Adc, $V_{GS} = 0$ V) ($I_S = 12$ Adc, $V_{GS} = 0$ V, $T_J = 150^{\circ}$ C)		V _{SD}	_ _	1.6 1.3	2.5	Vdc
Reverse Recovery Time (I _S = 12 A, dI _S /dt = 100 A/ μ s ,V _{GS} = 0 V)		t _{rr}	-	50		ns
		t _a	_	40	-	1
		t _b	_	10	_	1
Reverse Recovery Stored Charge	Q _{RR}	_	0.10	_	μC	
<u>-</u>		1	1	1	1	

Indicates Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%
 Switching characteristics are independent of operating junction temperature


TYPICAL PERFORMANCE CURVES ($T_J = 25^{\circ}C$ unless otherwise noted)



24 $V_{DS} \! \geq \! 10 \; V$ 22 20 . 125°C I_D, DRAIN CURRENT (AMPS) 18 16 14 12 10 6 01 3 8 10 V_{GS}, GATE-TO-SOURCE VOLTAGE (VOLTS)

Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On–Resistance versus Drain Current and Temperature

Figure 4. On-Resistance versus Drain Current and Gate Voltage







Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-To-Source Leakage Current versus Voltage

1000




, GATE-TO-SOURCE VOLTAGE (VOLTS) 72 2 22 10 27 11 I_D = 12 A $T_J = 25^{\circ}C$ V_{DS} , DRAIN-TO-SOURCE VOLTAGE (VOLTS) QT 40 V_{GS} 30 ⊏ Q_{GS} Q_{GD} 20 10 0 2 8 12 14 16 Q_T, TOTAL GATE CHARGE (nC)

GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge







Figure 9. Resistive Switching Time Variation versus Gate Resistance

Figure 10. Diode Forward Voltage versus Current






Figure 11. Maximum Rated Forward Biased Safe Operating Area

Figure 12. Diode Reverse Recovery Waveform





Figure 13. Thermal Response

PACKAGE DIMENSIONS

DPAK CASE 369A-13 ISSUE AB



NOTES

- DIMENSIONING AND TOLERANCING PER ANSI
 A
- Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.235	0.250	5.97	6.35	
В	0.250	0.265	6.35	6.73	
С	0.086	0.094	2.19	2.38	
D	0.027	0.035	0.69	0.88	
Е	0.033	0.040	0.84	1.01	
F	0.037	0.047	0.94	1.19	
G	0.180 BSC		4.58 BSC		
Н	0.034	0.040	0.87	1.01	
J	0.018	0.023	0.46	0.58	
K	0.102	0.114	2.60	2.89	
L	0.090 BSC		2.29 BSC		
R	0.175	0.215	4.45	5.46	
S	0.020	0.050	0.51	1.27	
U	0.020		0.51		
٧	0.030	0.050	0.77	1.27	
Z	0.138		3.51		

STYLE 2: PIN 1. GATE

2. DRAIN 3. SOURCE 4. DRAIN

SOLDERING FOOTPRINT*




Figure 14. DPAK

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free LISA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.