Power MOSFET 20 Amps, 30 Volts N-Channel DPAK

This logic level vertical power MOSFET is a general purpose part that provides the "best of design" available today in a low cost power package. Avalanche energy issues make this part an ideal design in. The drain-to-source diode has a ideal fast but soft recovery.

Features

- Ultra-Low R_{DS(on)}, single base, advanced technology
- SPICE parameters available
- Diode is characterized for use in bridge circuits
- I_{DSS} and V_{DS(on)} specified at elevated temperatures
- High Avalanche Energy Specified
- ESD JEDAC rated HBM Class 1, MM Class A, CDM Class 0

Typical Applications

- Power Supplies
- Inductive Loads
- PWM Motor Controls
- Replaces MTD20N03L in many applications

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

| Rating | Symbol | Value | Unit |
|---|---|---------------------|--------------------|
| Drain-to-Source Voltage | V_{DSS} | 30 | Vdc |
| Drain-to-Gate Voltage ($R_{GS} = 1.0 \text{ M}\Omega$) | V_{DGR} | 30 | Vdc |
| Gate-to-Source Voltage - Continuous - Non-Repetitive (t _p ≤10 ms) | V _{GS} V _{GS} | ±20 ±24 | Vdc |
| Drain Current - Continuous @ $T_A = 25^{\circ}C$ - Continuous @ $T_A = 100^{\circ}C$ - Single Pulse $(t_p \le 10 \ \mu s)$ | I _D I _D | 20 16 60 | Adc Apk |
| Total Power Dissipation @ T _A = 25°C Derate above 25°C Total Power Dissipation @ T _C = 25°C (Note 1) | P _D | 74 0.6 1.75 | Watts W/°C W |
| Operating and Storage Temperature Range | T _J , T _{stg} | -55 to 150 | °C |
| Single Pulse Drain–to–Source Avalanche Energy – Starting $T_J = 25^{\circ}\text{C}$ ($V_{DD} = 30 \text{ Vdc}, V_{GS} = 5 \text{ Vdc}, L =$ 1.0 mH, $I_{L(pk)} = 24 \text{ A}, V_{DS} = 34 \text{ Vdc}$) | E _{AS} | 288 | mJ |
| Thermal Resistance - Junction-to-Case - Junction-to-Ambient - Junction-to-Ambient (Note 1) | $egin{array}{c} R_{	heta JC} \ R_{	heta JA} \ R_{	heta JA} \end{array}$ | 1.67 100 71.4 | °C/W |
| Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds | TL | 260 | °C |

^{1.} When surface mounted to an FR4 board using the minimum recommended pad size and repetitive rating; pulse width limited by maximum junction temperature.




ON Semiconductor®

http://onsemi.com

20 AMPERES 30 VOLTS

 $R_{DS(on)} = 27 \text{ m}\Omega$

N-Channel



MARKING DIAGRAMS





CASE 369C Style 2



DPAK CASE 369D Style 2

20N3L **Device Code** = Year WW = Work Week





ORDERING INFORMATION

| Device | Package | Shipping [†] |
|--------------|-----------------------|-----------------------|
| NTD20N03L27 | DPAK | 75 Units/Rail |
| NTD20N03L271 | DPAK Straight Lead | 75 Units/Rail |
| NTD20N03L27T | 4 DPAK | 2500 Tape & Reel |

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

| Cł | Symbol | Min | Тур | Max | Unit | |
|--|---|---------------------|--------------|------------|--------------|------|
| OFF CHARACTERISTICS | | | | | | |
| Drain-to-Source Breakdown Vo $(V_{GS} = 0 \text{ Vdc}, I_D = 250 \mu\text{Adc})$ Temperature Coefficient (Positiv | V _{(BR)DSS} | 30 - | - 43 | - - | Vdc mV/°C | |
| Zero Gate Voltage Drain Currer ($V_{DS} = 30 \text{ Vdc}$, $V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 30 \text{ Vdc}$, $V_{GS} = 0 \text{ Vdc}$, | I _{DSS} | - - | - - | 10 100 | μAdc | |
| Gate-Body Leakage Current (V | $I_{GS} = \pm 20 \text{ Vdc}, V_{DS} = 0 \text{ Vdc})$ | I _{GSS} | - | _ | ±100 | nAdc |
| ON CHARACTERISTICS (Note 2 | 2) | | | | | |
| Gate Threshold Voltage (Note 2 $(V_{DS} = V_{GS}, I_D = 250 \mu Adc)$ Threshold Temperature Coeffici | V _{GS(th)} | 1.0 | 1.6 5.0 | 2.0 | Vdc mV/°C | |
| Static Drain-to-Source On-Res ($V_{GS} = 4.0 \text{ Vdc}$, $I_D = 10 \text{ Adc}$) ($V_{GS} = 5.0 \text{ Vdc}$, $I_D = 10 \text{ Adc}$) | R _{DS(on)} | - - | 28 23 | 31 27 | mΩ | |
| Static Drain-to-Source On-Vol- ($V_{GS} = 5.0 \text{ Vdc}$, $I_D = 20 \text{ Adc}$) ($V_{GS} = 5.0 \text{ Vdc}$, $I_D = 10 \text{ Adc}$, | V _{DS(on)} | - - | 0.48 0.40 | 0.54 - | Vdc | |
| Forward Transconductance (No | te 2) (V _{DS} = 5.0 Vdc, I _D = 10 Adc) | 9FS | - | 21 | - | mhos |
| DYNAMIC CHARACTERISTICS | | | | | | |
| Input Capacitance | | C _{iss} | - | 1005 | 1260 | pF |
| Output Capacitance | $(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, $ f = 1.0 MHz) | C _{oss} | - | 271 | 420 | |
| Transfer Capacitance | ,, | C _{rss} | - | 87 | 112 | |
| SWITCHING CHARACTERISTIC | S (Note 3) | | | | | |
| Turn-On Delay Time | | t _{d(on)} | - | 17 | 25 | ns |
| Rise Time | $(V_{DD} = 20 \text{ Vdc}, I_D = 20 \text{ Adc},$ | t _r | - | 137 | 160 | |
| Turn-Off Delay Time | $V_{GS} = 5.0 \text{ Vdc},$ $R_G = 9.1 \Omega) \text{ (Note 2)}$ | t _{d(off)} | - | 38 | 45 | |
| Fall Time | | t _f | - | 31 | 40 | |
| Gate Charge | | Q _T | - | 13.8 | 18.9 | nC |
| | (V _{DS} = 48 Vdc, I _D = 15 Adc, V _{GS} = 10 Vdc) (Note 2) | Q ₁ | - | 2.8 | - |] |
| | 1 65 1 1 25, (1113 2, | Q ₂ | - | 6.6 | - | |
| SOURCE-DRAIN DIODE CHAR | ACTERISTICS | | | | | |
| Forward On-Voltage | (I _S = 20 Adc, V _{GS} = 0 Vdc) (Note 2) (I _S = 20 Adc, V _{GS} = 0 Vdc, T _J = 125°C) | V _{SD} | _ _ | 1.0 0.9 | 1.15 – | Vdc |
| Reverse Recovery Time | | t _{rr} | _ | 23 | _ | ns |
| | // 45 Ado \/ 0\/d- | t _a | - | 13 | - | 1 |
| | $(I_S = 15 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$ $dI_S/dt = 100 \text{ A/}\mu\text{s}) \text{ (Note 2)}$ | t _b | - | 10 | _ | |
| Reverse Recovery Stored Charge | | Q _{RR} | _ | 0.017 | - | μС |

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Drain Current and **Temperature**




Figure 4. On-Resistance vs. Drain Current and **Gate Voltage**




Figure 5. On-Resistance Variation with **Temperature**




Figure 6. Drain-to-Source Leakage Current vs. Voltage




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current





Figure 11. Maximum Avalanche Energy vs. Starting Junction Temperature

PACKAGE DIMENSIONS


DPAK CASE 369C-01 ISSUE O



| | INCHES | | MILLIMETERS | |
|-----|-----------|--------------------|-------------|------|
| DIM | MIN | MAX | MIN | MAX |
| Α | 0.235 | 0.245 | 5.97 | 6.22 |
| В | 0.250 | 0.265 | 6.35 | 6.73 |
| С | 0.086 | 0.094 | 2.19 | 2.38 |
| D | 0.027 | 0.035 | 0.69 | 0.88 |
| E | 0.018 | 0.023 | 0.46 | 0.58 |
| F | 0.037 | 0.045 | 0.94 | 1.14 |
| G | 0.180 BSC | | 4.58 BSC | |
| Н | 0.034 | 0.040 | 0.87 | 1.01 |
| J | 0.018 | 0.023 | 0.46 | 0.58 |
| K | 0.102 | 0.114 | 2.60 | 2.89 |
| L | 0.090 | 0.090 BSC 2.29 BS0 | | BSC |
| R | 0.180 | 0.215 | 4.57 | 5.45 |
| S | 0.025 | 0.040 | 0.63 | 1.01 |
| U | 0.020 | | 0.51 | |
| ٧ | 0.035 | 0.050 | 0.89 | 1.27 |
| Z | 0.155 | | 3.93 | |

STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN


SOLDERING FOOTPRINT*




*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

DPAK CASE 369D-01 **ISSUE O**





NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: INCH.

| | INCHES | | MILLIN | IETERS |
|-----|-----------|-------|----------|--------|
| DIM | MIN | MAX | MIN | MAX |
| Α | 0.235 | 0.245 | 5.97 | 6.35 |
| В | 0.250 | 0.265 | 6.35 | 6.73 |
| С | 0.086 | 0.094 | 2.19 | 2.38 |
| D | 0.027 | 0.035 | 0.69 | 0.88 |
| Е | 0.018 | 0.023 | 0.46 | 0.58 |
| F | 0.037 | 0.045 | 0.94 | 1.14 |
| G | 0.090 BSC | | 2.29 BSC | |
| Н | 0.034 | 0.040 | 0.87 | 1.01 |
| J | 0.018 | 0.023 | 0.46 | 0.58 |
| K | 0.350 | 0.380 | 8.89 | 9.65 |
| R | 0.180 | 0.215 | 4.45 | 5.45 |
| S | 0.025 | 0.040 | 0.63 | 1.01 |
| ٧ | 0.035 | 0.050 | 0.89 | 1.27 |
| Z | 0.155 | | 3.93 | |

STYLE 2:

- PIN 1. GATE
 - DRAIN 2. 3. SOURCE
 - 4. DRAIN

ON Semiconductor and was are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its partnif rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.