Amplifier Transistor

NPN Silicon

MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
|--------------------------------|------------------|-------|------|
| Collector - Emitter Voltage | V_{CEO} | 25 | Vdc |
| Collector- Base Voltage | V _{CBO} | 40 | Vdc |
| Emitter - Base Voltage | V _{EBO} | 4.0 | Vdc |
| Collector Current — Continuous | I _C | 100 | mAdc |


THERMAL CHARACTERISTICS

| Characteristic | Symbol | Max | Unit |
|--|-----------------------------------|-----------------|-------|
| Total Device Dissipation FR-5 Board ⁽¹⁾ $T_A = 25^{\circ}C$ | P_{D} | 225 | mW |
| Derate above 25°C | | 1.8 | mW/°C |
| Thermal Resistance, Junction to Ambient | $R_{\theta JA}$ | 556 | °C/W |
| Total Device Dissipation Alumina Substrate, (2) T _A = 25°C | P _D | 300 | mW |
| Derate above 25°C | | 2.4 | mW/°C |
| Thermal Resistance, Junction to Ambient | $R_{\theta JA}$ | 417 | °C/W |
| Junction and Storage Temperature | T _J , T _{stg} | - 55 to +150 | °C |



ON Semiconductor®

http://onsemi.com





CASE 318- 08, STYLE 6 SOT- 23 (TO- 236)



RO = Device Code M = Date Code

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted)

| Characteristic | | Min | Max | Unit | |
|--|----------------------|-----|-----|------|--|
| OFF CHARACTERISTICS | | | | | |
| Collector- Emitter Breakdown Voltage ($I_C = 0.5 \text{ mAdc}, I_B = 0$) | V _{(BR)CEO} | 25 | _ | Vdc | |
| Emitter- Base Breakdown Voltage ($I_E = 10 \mu Adc, I_C = 0$) | V _{(BR)EBO} | 4.0 | _ | Vdc | |
| Collector Cutoff Current (V _{CB} = 30 Vdc, I _E = 0) | I _{CBO} | _ | 0.5 | μAdc | |
| Emitter Cutoff Current $(V_{EB} = 5.0 \text{ Vdc}, I_{C} = 0)$ | I _{EBO} | _ | 10 | nAdc | |

- 1. FR- $5 = 1.0 \times 0.75 \times 0.062$ in.
- 2. Alumina = 0.4 \times 0.3 \times 0.024 in. 99.5% alumina.

ON CHARACTERISTICS

| DC Current Gain | h _{FE} | | | |
|---|----------------------|-----|-----|-----|
| $(I_C = 100 \mu\text{Adc}, V_{CE} = 10 \text{Vdc})$ | | 150 | _ | |
| $(I_C = 2.0 \text{ mAdc}, V_{CE} = 10 \text{ Vdc})$ | | 300 | 600 | |
| Collector - Emitter Saturation Voltage | V _{CE(sat)} | | | Vdc |
| $(I_C = 50 \text{ mAdc}, I_B = 5.0 \text{ mAdc})$ | , , | | 0.5 | |

SMALL- SIGNAL CHARACTERISTICS

| Output Capacitance ($V_{CB} = 10 \text{ Vdc}, I_E = 0, f = 1.0 \text{ MHz}$) | C _{obo} | _ | 3.5 | pF |
|--|------------------|---|-----|----|
| Noise Figure | NF | | | dB |
| (I_C = 10 μAdc, V_{CE} = 5.0 Vdc, Power Bandwidth = 15.7 kHz, 3.0 dB points @ = 10 Hz and 10 kHz) | | _ | 3.0 | |





Figure 1. Transistor Noise Model

EQUIVALENT SWITCHING TIME TEST CIRCUITS



Total Grant Supering Street 1991, 1991, 1991, 1991, 1991, 1991, 1991, 1991, 1991, 1991, 1991, 1991, 1991, 1991

Figure 2. Turn-On Time

Figure 3. Turn-Off Time

TYPICAL NOISE CHARACTERISTICS

 $(V_{CE}=5.0~Vdc,~T_{A}=25^{\circ}C)$




Figure 4. Noise Voltage

Figure 5. Noise Current

NOISE FIGURE CONTOURS

 $(V_{CE} = 5.0 \text{ Vdc}, T_A = 25^{\circ}C)$




Figure 6. Narrow Band, 100 Hz

Figure 7. Narrow Band, 1.0 kHz




Figure 8. Wideband

Noise Figure is defined as:

$$\text{NF} = 20 \log_{10} \left(\frac{e_n^2 + 4 \text{KTR}_S + I_n^2 R_S^2}{4 \text{KTR}_S} \right)^{1/2}$$

e_n = Noise Voltage of the Transistor referred to the input. (Figure 3)

In = Noise Current of the Transistor referred to the input. (Figure 4)

K = Boltzman's Constant (1.38 x 10^{-23} j/°K)

T = Temperature of the Source Resistance (°K)

R_S = Source Resistance (Ohms)

TYPICAL STATIC CHARACTERISTICS




Figure 9. DC Current Gain




Figure 10. Collector Saturation Region




Figure 11. Collector Characteristics




Figure 12. "On" Voltages





Figure 13. Temperature Coefficients


TYPICAL DYNAMIC CHARACTERISTICS



1000 700 500 300 200 t, TIME (ns) 100 50 $V_{CC} = 3.0 V$ 30 $I_C/I_B = 10$ 20 $I_{B1} = I_{B2}$ $T_J = 25^{\circ}C$ 2.0 3.0 30 70 100 1.0 5.0 7.0 10 50 IC, COLLECTOR CURRENT (mA)

Figure 14. Turn-On Time

Figure 15. Turn-Off Time







Figure 16. Current-Gain — Bandwidth Product

Figure 17. Capacitance






Figure 18. Input Impedance

Figure 19. Output Admittance




Figure 20. Thermal Response




Figure 21.

400 1.0 ms 200 IC, COLLECTOR CURRENT (mA) 100 60 T_A = 25°C 40 dc 20 $T_{.1} = 150^{\circ}C$ 10 **CURRENT LIMIT** THERMAL LIMIT 6.0 SECOND BREAKDOWN LIMIT 4.0 40 2.0 4.0 8.0 10 6.0 V_{CE}, COLLECTOR-EMITTER VOLTAGE (VOLTS) Figure 22.

DESIGN NOTE: USE OF THERMAL RESPONSE DATA

A train of periodical power pulses can be represented by the model as shown in Figure 21. Using the model and the device thermal response the normalized effective transient thermal resistance of Figure 20 was calculated for various duty cycles.

To find $Z_{\theta JA(t)}$, multiply the value obtained from Figure 20 by the steady state value $R_{\theta JA}$.

Example:

The MPS6521 is dissipating 2.0 watts peak under the following conditions:

$$t_1 = 1.0 \text{ ms}, t_2 = 5.0 \text{ ms}. (D = 0.2)$$

Using Figure 20 at a pulse width of 1.0 ms and D = 0.2, the reading of r(t) is 0.22.

The peak rise in junction temperature is therefore

$$\Delta T = r(t) \times P_{(pk)} \times R_{\theta JA} = 0.22 \times 2.0 \times 200 = 88^{\circ}C.$$

For more information, see ON Semiconductor Application Note AN569/D, available from the Literature Distribution Center or on our website at **www.onsemi.com**.

The safe operating area curves indicate I_{C} - V_{CE} limits of the transistor that must be observed for reliable operation. Collector load lines for specific circuits must fall below the limits indicated by the applicable curve.


The data of Figure 22 is based upon $T_{J(pk)} = 150^{\circ}C$; T_C or T_A is variable depending upon conditions. Pulse curves are valid for duty cycles to 10% provided $T_{J(pk)} \le 150^{\circ}C$. $T_{J(pk)}$ may be calculated from the data in Figure 20. At high case or ambient temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

INFORMATION FOR USING THE SOT-23 SURFACE MOUNT PACKAGE

MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



SOT-23

SOT-23 POWER DISSIPATION

The power dissipation of the SOT-23 is a function of the pad size. This can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by $T_{J(max)}$, the maximum rated junction temperature of the die, $R_{\theta JA}$, the thermal resistance from the device junction to ambient, and the operating temperature, T_A . Using the values provided on the data sheet for the SOT-23 package, P_D can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature T_A of 25°C, one can calculate the power dissipation of the device which in this case is 225 milliwatts.

$$P_D = \frac{150^{\circ}\text{C} - 25^{\circ}\text{C}}{556^{\circ}\text{C/W}} = 225 \text{ milliwatts}$$

The 556°C/W for the SOT-23 package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 225 milliwatts. There are other alternatives to achieving higher power dissipation from the SOT-23 package. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core board, the power dissipation can be doubled using the same footprint.


SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes.
 Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.
- * Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

PACKAGE DIMENSIONS

SOT-23 (TO-236) CASE 318-08 **ISSUE AH**



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
 4. 318-03 AND -07 OBSOLETE, NEW STANDARD 318-08.

| | INCHES | | MILLIN | IETERS |
|-----|--------|--------|--------|--------|
| DIM | MIN | MAX | MIN | MAX |
| Α | 0.1102 | 0.1197 | 2.80 | 3.04 |
| В | 0.0472 | 0.0551 | 1.20 | 1.40 |
| С | 0.0350 | 0.0440 | 0.89 | 1.11 |
| D | 0.0150 | 0.0200 | 0.37 | 0.50 |
| G | 0.0701 | 0.0807 | 1.78 | 2.04 |
| Н | 0.0005 | 0.0040 | 0.013 | 0.100 |
| J | 0.0034 | 0.0070 | 0.085 | 0.177 |
| K | 0.0140 | 0.0285 | 0.35 | 0.69 |
| L | 0.0350 | 0.0401 | 0.89 | 1.02 |
| S | 0.0830 | 0.1039 | 2.10 | 2.64 |
| ٧ | 0.0177 | 0.0236 | 0.45 | 0.60 |

- STYLE 6:
 PIN 1. BASE
 2. EMITTER
 3. COLLECTOR

Thermal Clad is a registered trademark of the Bergquist Company

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada **Fax**: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051

Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com For additional information, please contact your local

or additional information, please contact y

Sales Representative.