# 68030/040 PECL to TTL Clock Driver

The MC10H/100H644 generates the necessary clocks for the 68030, 68040 and similar microprocessors. The device is functionally equivalent to the H640, but with fewer outputs in a smaller outline 20–lead PLCC package. It is guaranteed to meet the clock specifications required by the 68030 and 68040 in terms of part–to–part skew, within–part skew and also duty cycle skew.

The user has a choice of using either TTL or PECL (ECL referenced to +5.0 V) for the input clock. TTL clocks are typically used in present MPU systems. However, as clock speeds increase to 50 MHz and beyond, the inherent superiority of ECL (particularly differential ECL) as a means of clock signal distribution becomes increasingly evident. The H644 also uses differential ECL internally to achieve its superior skew characteristic.

The H644 includes divide—by—two and divide—by—four stages, both to achieve the necessary duty cycle and skew to generate MPU clocks as required. A typical 50 MHz processor application would use an input clock running at 100 MHz, thus obtaining output clocks at 50 MHz and 25 MHz (see Logic Symbol).

The 10H version is compatible with MECL<sup>TM</sup> 10H ECL logic levels, while the 100H version is compatible with 100K levels (referenced to +5.0 V).

- Generates Clocks for 68030/040
- Meets 68030/040 Skew Requirements
- TTL or PECL Input Clock
- Extra TTL and ECL Power/Ground Pins
- Within Device Skew on Similar Paths is 0.5 ns
- Asynchronous Reset
- Single +5.0 V Supply

#### Function

Reset (R): LOW on RESET forces all Q outputs LOW and all  $\overline{Q}$  outputs HIGH.

Synchronized Outputs: The device is designed to have the POS edges of the ÷2 and ÷4 outputs synchronized.

*Select (SEL):* LOW selects the PECL input source ( $\overline{DE}/\overline{DE}$ ). HIGH selects the TTL input source (DT).

The H644 also contains circuitry to force a stable state of the PECL input differential pair, should both sides be left open. In this case, the DE side of the input is pulled LOW, and  $\overline{\text{DE}}$  goes HIGH.



## ON Semiconductor®

http://onsemi.com

## MARKING DIAGRAM



PLCC-20 FN SUFFIX CASE 775




A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

#### **ORDERING INFORMATION**

Device	Package	Shipping
MC10H644FN	PLCC-20	37 Units/Rail
MC100H644FN	PLCC-20	37 Units/Rail

1



**Table 1. PIN DESCRIPTION** 

PIN	FUNCTION
GT VT VE GE DE, DE VBB DT Qn, Qn SEL R	TTL Ground (0 V) TTL V <sub>CC</sub> (+5.0 V) ECL V <sub>CC</sub> (+5.0 V) ECL Ground (0 V) ECL Signal Input (positive ECL) V <sub>BB</sub> Reference Output TTL Signal Input Signal Outputs (TTL) Input Select (TTL) Reset (TTL)

<sup>\*</sup>Skews are specified for Identical Edges

Figure 1. Pinout: PLCC-20 (Top View)




Figure 2. Logic Diagram

Table 2. 10H PECL DC CHARACTERISTICS ( $V_T = V_E = 5.0 \text{ V} \pm 5\%$ )

			<b>0</b> °	C.	25	°C	85	°C	
Symbol	Characteristic	Condition	Min	Max	Min	Max	Min	Max	Unit
I <sub>INH</sub> I <sub>INL</sub>	Input HIGH Current Input LOW Current		0.5	255	0.5	175	0.5	175	μΑ
V <sub>IH</sub> * V <sub>IL</sub> *	Input HIGH Voltage Input LOW Voltage	V <sub>E</sub> = 5.0 V	3.83 3.05	4.16 3.52	3.87 3.05	4.19 3.52	3.94 3.05	4.28 3.55	V
V <sub>BB</sub> *	Output Reference Voltage	V <sub>E</sub> = 5.0 V	3.62	3.73	3.65	3.75	3.69	3.81	V

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

Table 3. 100H PECL DC CHARACTERISTICS ( $V_T = V_E = 5.0 \text{ V} \pm 5\%$ )

			<b>0</b> °	C.	25	°C	85	°C	
Symbol	Characteristic	Condition	Min	Max	Min	Max	Min	Max	Unit
I <sub>INH</sub> I <sub>INL</sub>	Input HIGH Current Input LOW Current		0.5	255	0.5	175	0.5	175	μΑ
V <sub>IH</sub> * V <sub>IL</sub> *	Input HIGH Voltage Input LOW Voltage	V <sub>E</sub> = 5.0 V	3.835 3.19	4.12 3.525	3.835 3.19	4.12 3.525	3.835 3.19	4.12 3.525	V
V <sub>BB</sub> *	Output Reference Voltage	V <sub>E</sub> = 5.0 V	3.62	3.74	3.62	3.74	3.62	3.74	V

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

Table 4. DC CHARACTERISTICS ( $V_T = V_E = 5.0 \text{ V} \pm 5\%$ )

				<b>0</b> °	C	25	°C	85	°C	
Symbol	Characteristic		Condition	Min	Max	Min	Max	Min	Max	Unit
I <sub>EE</sub>	Power Supply Current	ECL	V <sub>E</sub> Pin		65		65		65	mA
I <sub>CC</sub>		TTL	Total all V <sub>T</sub> pins		85		85		85	mA

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

**Table 5. TTL DC CHARACTERISTICS** ( $V_T = V_E = 5.0 \text{ V} \pm 5\%$ )

			0°C 25°C		°C	85			
Symbol	Characteristic	Condition	Min	Max	Min	Max	Min	Max	Unit
$V_{IH} \ V_{IL}$	Input HIGH Voltage Input LOW Voltage		2.0	0.8	2.0	0.8	2.0	0.8	V
l <sub>IH</sub>	Input HIGH Current	V <sub>IN</sub> = 2.7 V V <sub>IN</sub> = 7.0 V		20 100		20 100		20 100	μΑ
I <sub>IL</sub>	Input LOW Current	V <sub>IN</sub> = 0.5 V		-0.6		-0.6		-0.6	mA
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = -3.0 \text{ mA}$ $I_{OH} = -24 \text{ mA}$	2.5 2.0		2.5 2.0		2.5 2.0		V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 24 mA		0.5		0.5		0.5	V
V <sub>IK</sub>	Input Clamp Voltage	I <sub>IN</sub> = -18 mA		-1.2		-1.2		-1.2	V
Ios	Output Short Circuit Current	V <sub>OUT</sub> = 0 V	-100	-225	-100	-225	-100	-225	mA

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

<sup>\*</sup>PECL levels are referenced to  $V_{CC}$  and will vary 1:1 with the power supply. The values shown are for  $V_{CC}$  = 5.0 V. Only corresponds to ECL Clock Inputs.

Table 6. AC CHARACTERISTICS ( $V_T = V_E = 5.0 \text{ V} \pm 5\%$ )


				0	,C	25	°C	85	°C	
Symbol	Characteristic		Condition	Min	Max	Min	Max	Min	Max	Unit
t <sub>PLH</sub>	Propagation Delay ECL D to Output	All Outputs	CL = 50 pF	5.8	6.8	5.7	6.7	6.1	7.1	ns
t <sub>PLH</sub>	Propagation Delay TTL D to Output		CL = 50 pF	5.7	6.7	5.7	6.7	6.0	7.0	ns
t <sub>skwd</sub> *	Within-Device Skew	Q0, 1, 4, 5	CL = 50 pF	-	0.5	-	0.5	_	0.5	ns
t <sub>skwd</sub> *	Within-Device Skew	Q2, Q3	CL = 50 pF	-	0.5	-	0.5	-	0.5	ns
t <sub>skwd</sub> *	Within-Device Skew	All Outputs	CL = 50 pF	-	1.5	-	1.5	-	1.5	ns
t <sub>skp-p</sub> *	Part-to-Part Skew	Q0, 1, 4, 5	CL = 50 pF	-	1.0	-	1.0	-	1.0	ns
t <sub>PD</sub>	Propagation Delay R to Output	All Outputs	CL = 50 pF	4.3	7.3	4.3	7.3	4.5	7.5	ns
t <sub>R</sub> t <sub>F</sub>	Output Rise/Fall Time 0.8 V – 2.0 V	All Outputs	CL = 50 pF	-	1.6	_	1.6	-	1.6	ns
f <sub>max</sub>	Maximum Input Frequency		CL = 50 pF	135	-	135	-	135	-	MHz
TW	Minimum Pulse Width Reset			1.5	-	1.5	_	1.5	-	ns
t <sub>rr</sub>	Reset Recovery Time			1.25	-	1.25	_	1.25	-	ns
T <sub>PW</sub>	Pulse Width Out High or Low @ f <sub>in</sub> = 100 MHz and CL = 50 pF	Q0, 1	CL = 50 pF Relative 1.5 V	9.5	10.5	9.5	10.5	9.5	10.5	ns
T <sub>S</sub>	Setup Time SEL to DE, DT			2.0	_	2.0	_	2.0	_	ns
TH	Hold Time SEL to DE, DT			2.0	_	2.0	_	2.0	_	ns


NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.


#### **PACKAGE DIMENSIONS**


## PLCC-20 **FN SUFFIX**

PLASTIC PLCC PACKAGE CASE 775-02 ISSUE D









## NOTES:

- OUES:

  1. DATUMS -L-, -M-, AND -N- DETERMINED
  WHERE TOP OF LEAD SHOULDER EXITS PLASTIC
  BODY AT MOLD PARTING LINE.
  2. DIMENSION G1, TRUE POSITION TO BE
  MEASURED AT DATUM -T-, SEATING PLANE.
  3. DIMENSIONS R AND U DO NOT INCLUDE MOLD
- FLASH. ALLOWABLE MOLD FLASH IS 0.010 (0.250) PER SIDE.
- 4. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 5. CONTROLLING DIMENSION: INCH.
- THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM BY UP TO 0.012 (0.300).
   DIMENSIONS R AND U ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY. EXCLUSIVE OF MOLD FLASH, TIE BAR BURRS, GATE BURRS AND INTERLEAD FLASH, BUT INCLUDING ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY.
- DIMENSION H DOES NOT INCLUDE DAMBAR
   PROTRUSION OR INTRUSION. THE DAMBAR PROTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE GREATER THAN 0.037 (0.940). THE DAMBAR INTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE SMALLER THAN 0.025

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.385	0.395	9.78	10.03
В	0.385	0.395	9.78	10.03
С	0.165	0.180	4.20	4.57
E	0.090	0.110	2.29	2.79
F	0.013	0.019	0.33	0.48
G	0.050	BSC	1.27	BSC
Н	0.026	0.032	0.66	0.81
J	0.020		0.51	
K	0.025		0.64	
R	0.350	0.356	8.89	9.04
U	0.350	0.356	8.89	9.04
٧	0.042	0.048	1.07	1.21
W	0.042	0.048	1.07	1.21
X	0.042	0.056	1.07	1.42
Y		0.020		0.50
Z	2°	10°	2 °	10 °
G1	0.310	0.330	7.88	8.38
K1	0.040		1.02	

 $\label{eq:mecla} \mbox{MECL is a trademark of Semiconductor Components Industries, LLC (SCILLC)}.$ 

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free LISA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.