# **5V ECL 3-Bit Differential Flip-Flop**

The MC10E/100E431 is a 3-bit flip-flop with differential clock, data input and data output.

The asynchronous Set and Reset controls are edge-triggered rather than level controlled. This allows the user to rapidly set or reset the flip-flop and then continue clocking at the next clock edge, without the necessity of de-asserting the set/reset signal (as would be the case with a level controlled set/reset).

The E431 is also designed with larger internal swings, an approach intended to minimize the time spent crossing the threshold region and thus reduce the metastability susceptibility window.

The differential input structures are clamped so that the inputs of unused registers can be left open without upsetting the bias network of the device. The clamping action will assert the  $\overline{D}$  and the  $\overline{CLK}$  sides of the inputs. Because of the edge triggered flip-flop nature of the device simultaneously opening both the clock and data inputs will result in an output which reaches an unidentified but valid state. Note that the input clamps only operate when both inputs fall to 2.5 V below  $V_{CC}$ . The 100 Series contains temperature compensation.


The  $V_{BB}$  pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to  $V_{BB}$  as a switching reference voltage.  $V_{BB}$  may also rebias AC coupled inputs. When used, decouple  $V_{BB}$  and  $V_{CC}$  via a 0.01  $\mu F$  capacitor and limit current sourcing or sinking to 0.5 mA. When not used,  $V_{BB}$  should be left open.

- Edge-Triggered Asynchronous Set and Reset
- Differential D, CLK and Q; VBB Reference Available
- 1100 MHz Min. Toggle Frequency
- PECL Mode Operating Range: V<sub>CC</sub> = 4.2 V to 5.7 V with V<sub>EE</sub> = 0 V
- NECL Mode Operating Range: V<sub>CC</sub> = 0 V with V<sub>EE</sub> = -4.2 V to -5.7 V
- Internal Input 50 KΩ Pulldown Resistors
- ESD Protection: > 1 KV HBM, > 75 V MM
- Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
- Moisture Sensitivity Level 1
   For Additional Information, see Application Note AND8003/D
- Flammability Rating: UL 94 V-0 @ 0.125 in, Oxygen Index: 28 to 34
- Transistor Count = 348 devices



# ON Semiconductor®

http://onsemi.com




#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>		
MC10E431FN	PLCC-28	37 Units/Rail		
MC10E431FNR2	PLCC-28	500 Units/Reel		
MC100E431FN	PLCC-28	37 Units/Rail		
MC100E431FNR2	PLCC-28	500 Units/Reel		


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### LOGIC DIAGRAM AND PINOUT ASSIGNMENT



 $<sup>^{\</sup>ast}$  All  $V_{CC}$  and  $V_{CCO}$  pins are tied together on the die.

Warning: All V<sub>CC</sub>, V<sub>CCO</sub>, and V<sub>EE</sub> pins must be externally connected to Power Supply to guarantee proper operation.



#### **PIN DESCRIPTION**

PIN	FUNCTION
D[0:2], D[0:2]	ECL Differential Data Inputs
CLK[0:2], CLK[0:2]	ECL Differential Clock
S[0:2]	ECL Edge Triggered Set Inputs
R[0:2]	ECL Edge Triggered Reset Input
Q[0:2], \( \overline{Q}[0:2]	ECL Differential Data Outputs
V <sub>BB</sub>	Reference Voltage Output
V <sub>CC</sub> , V <sub>CCO</sub>	Positive Supply
V <sub>EE</sub>	Negative Supply

#### **FUNCTION TABLE**

Dn	CLKn	Rn	Sn	Qn
L	Z	L	L	L
Н	Z	L	L	Н
Х	Х	Z	L	L
Х	Х	L	Z	Н

Z = Low to high transition

X = Don't Care

#### MAXIMUM RATINGS (Note 1)

Symbol	Parameter	Condition 1	Condition 2	Rating	Units
V <sub>CC</sub>	PECL Mode Power Supply	V <sub>EE</sub> = 0 V		8	V
VI	PECL Mode Input Voltage NECL Mode Input Voltage	V <sub>EE</sub> = 0 V V <sub>CC</sub> = 0 V	$\begin{array}{c} V_I \leq V_{CC} \\ V_I \geq V_{EE} \end{array}$	6 -6	V V
l <sub>out</sub>	Output Current	Continuous Surge		50 100	mA mA
I <sub>BB</sub>	V <sub>BB</sub> Sink/Source			± 0.5	mA
T <sub>A</sub>	Operating Temperature Range			0 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient)	0 LFPM 500 LFPM	28 PLCC 28 PLCC	63.5 43.5	°C/W
θJC	Thermal Resistance (Junction-to-Case)	Standard Board	28 PLCC	22 to 26	°C/W
T <sub>sol</sub>	Wave Solder	< 2 to 3 sec @ 248°C		265	°C

<sup>1.</sup> Maximum Ratings are those values beyond which device damage may occur.

#### 10E SERIES PECL DC CHARACTERISTICS $V_{CCx}$ = 5.0 V; $V_{EE}$ = 0.0 V (Note 2)

		0°C		25°C			85°C				
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current		110	132		110	132		110	132	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 3)	3980	4070	4160	4020	4105	4190	4090	4185	4280	mV
V <sub>OL</sub>	Output LOW Voltage (Note 3)	3050	3210	3370	3050	3210	3370	3050	3227	3405	mV
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended)	3830	3995	4160	3870	4030	4190	3940	4110	4280	mV
V <sub>IL</sub>	Input LOW Voltage (Single-Ended)	3050	3285	3520	3050	3285	3520	3050	3302	3555	mV
$V_{BB}$	Output Voltage Reference	3.62		3.63	3.65		3.75	3.69		3.81	V
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 4)	2.7		5.0	2.7		5.0	2.7		5.0	V
I <sub>IH</sub>	Input HIGH Current			150			150			150	μΑ
I <sub>IL</sub>	Input LOW Current	0.5	0.3		0.5	0.25		0.3	0.2		μΑ

NOTE: Devices are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.

- 2. Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>EE</sub> can vary –0.46 V / +0.06 V. 3. Outputs are terminated through a 50  $\Omega$  resistor to V<sub>CC</sub> 2 V. 4. V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, max varies 1:1 with V<sub>CC</sub>.

#### 10E SERIES NECL DC CHARACTERISTICS $V_{CCx}$ = 0.0 V; $V_{EE}$ = -5.0 V (Note 5)

			0°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current		110	132		110	132		110	132	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 6)	-1020	-930	-840	-980	-895	-810	-910	-815	-720	mV
V <sub>OL</sub>	Output LOW Voltage (Note 6)	-1950	-1790	-1630	-1950	-1790	-1630	-1950	-1773	-1595	mV
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended)	-1170	-1005	-840	-1130	-970	-810	-1060	-890	-720	mV
$V_{IL}$	Input LOW Voltage (Single-Ended)	-1950	-1715	-1480	-1950	-1715	-1480	-1950	-1698	-1445	mV
$V_{BB}$	Output Voltage Reference	-1.38		-1.37	-1.35		-1.25	-1.31		-1.19	V
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 7)	-2.3		0.0	-2.3		0.0	-2.3		0.0	V
I <sub>IH</sub>	Input HIGH Current			150			150			150	μΑ
I <sub>IL</sub>	Input LOW Current	0.5	0.3		0.5	0.065		0.3	0.2		μΑ

NOTE: Devices are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.

- 5. Input and output parameters vary 1:1 with  $V_{CC}$ .  $V_{EE}$  can vary -0.46 V / +0.06 V. 6. Outputs are terminated through a 50  $\Omega$  resistor to  $V_{CC}$  -2 V. 7.  $V_{IHCMR}$  min varies 1:1 with  $V_{EE}$ , max varies 1:1 with  $V_{CC}$ .

#### 100E SERIES PECL DC CHARACTERISTICS V<sub>CCx</sub>= 5.0 V; V<sub>EE</sub>= 0.0 V (Note 8)

			0°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current		110	132		110	132		127	152	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 9)	3975	4050	4120	3975	4050	4120	3975	4050	4120	mV
V <sub>OL</sub>	Output LOW Voltage (Note 9)	3190	3295	3380	3190	3255	3380	3190	3260	3380	mV
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended)	3835	3975	4120	3835	3975	4120	3835	3975	4120	mV
V <sub>IL</sub>	Input LOW Voltage (Single-Ended)	3190	3355	3525	3190	3355	3525	3190	3355	3525	mV
V <sub>BB</sub>	Output Voltage Reference	3.62		3.74	3.62		3.74	3.62		3.74	V
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 10)	2.7		5.0	2.7		5.0	2.7		5.0	V
I <sub>IH</sub>	Input HIGH Current			150			150			150	μΑ
I <sub>IL</sub>	Input LOW Current	0.5	0.3		0.5	0.25		0.5	0.2		μΑ

NOTE: Devices are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.

#### 100E SERIES NECL DC CHARACTERISTICS $V_{CCx}$ = 0.0 V; $V_{EE}$ = -5.0 V (Note 11)

		0°C		25°C			85°C				
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current		110	132		110	132		127	152	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 12)	-1025	-950	-880	-1025	-950	-880	-1025	-950	-880	mV
V <sub>OL</sub>	Output LOW Voltage (Note 12)	-1810	-1705	-1620	-1810	-1745	-1620	-1810	-1740	-1620	mV
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended)	-1165	-1025	-880	-1165	-1025	-880	-1165	-1025	-880	mV
V <sub>IL</sub>	Input LOW Voltage (Single-Ended)	-1810	-1645	-1475	-1810	-1645	-1475	-1810	-1645	-1475	mV
$V_{BB}$	Output Voltage Reference	-1.38		-1.26	-1.38		-1.26	-1.38		-1.26	V
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 13)	-2.3		0.0	-2.3		0.0	-2.3		0.0	V
I <sub>IH</sub>	Input HIGH Current			150			150			150	μΑ
I <sub>IL</sub>	Input LOW Current	0.5	0.3		0.5	0.25		0.5	0.2		μΑ

NOTE: Devices are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.

<sup>8.</sup> Input and output parameters vary 1:1 with  $V_{CC}$ .  $V_{EE}$  can vary -0.46 V / +0.8 V.

<sup>9.</sup> Outputs are terminated through a 50  $\Omega$  resistor to V<sub>CC</sub> – 2 V. 10.V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, max varies 1:1 with V<sub>CC</sub>.

<sup>11.</sup> Input and output parameters vary 1:1 with  $V_{CC}$ .  $V_{EE}$  can vary -0.46 V / +0.8 V.

<sup>12.</sup> Outputs are terminated through a 50  $\Omega$  resistor to  $V_{CC}$  – 2 V.

<sup>13.</sup>  $V_{IHCMR}$  min varies 1:1 with  $V_{EE}$ , max varies 1:1 with  $V_{CC}$ .

AC CHARACTERISTICS  $V_{CCx}$ = 5.0 V;  $V_{EE}$ = 0.0 V or  $V_{CCx}$ = 0.0 V;  $V_{EE}$ = -5.0 V (Note 14)

				-40°C			25°C			85°C		
Symbol	Characteristic		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f <sub>MAX</sub>	Maximum Toggle Frequency						1.1					GHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay to Output	CLK (Diff) CLK (SE) R S	410 460 500 500	600 600 725 725	790 840 975 975	450 400 550 550	600 600 725 725	750 800 925 925	450 400 550 550	600 600 725 725	750 800 925 925	ps
t <sub>S</sub>	Setup Time	D R (Note 15) S (Note 15)	250 1100 1100	0 700 700		200 1000 1000	0 700 700		200 1000 1000	0 700 700		ps
t <sub>H</sub>	Hold Time	D	250	0		200	0		200	0		ps
t <sub>PW</sub>	Minimum Pulse Width	CLK	400			400			400			ps
t <sub>skew</sub>	Within-Device Skew (Note 16	)		50						50		ps
t <sub>JITTER</sub>	Random Clock Jitter (RMS)			< 1			< 1			< 1		ps
V <sub>PP</sub>	Input Voltage Swing (Differential Configuration)		150		1000	150		1000	150		1000	mV
t <sub>r</sub> /t <sub>f</sub>	Rise/Fall Times (20–80%)		250	450	700				275	450	650	ps

<sup>14.10</sup> Series: V<sub>EE</sub> can vary –0.46 V / +0.06 V.
100 Series: V<sub>EE</sub> can vary –0.46 V / +0.8 V.
15. These setup times define the minimum time the CLK or SET/RESET input must wait after the assertion of the RESET/SET input to assure the proper operation of the flip-flop.

<sup>16.</sup> Within-device skew is defined as identical transitions on similar paths through a device.




Figure 1. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020 – Termination of ECL Logic Devices.)

#### **Resource Reference of Application Notes**

AN1404 - ECLinPS Circuit Performance at Non–Standard V<sub>IH</sub> Levels

AN1405 – ECL Clock Distribution Techniques

AN1406 – Designing with PECL (ECL at +5.0 V)

AN1503 – ECLinPS I/O SPICE Modeling Kit

AN1504 – Metastability and the ECLinPS Family
AN1568 – Interfacing Between LVDS and ECL

AN1596 - ECLinPS Lite Translator ELT Family SPICE I/O Model Kit

AN1650 - Using Wire-OR Ties in ECLinPS Designs

AND8001 - The ECL Translator Guide

AND8001 - Odd Number Counters Design


AND8002 - Marking and Date Codes

AND8020 - Termination of ECL Logic Devices

#### PACKAGE DIMENSIONS

#### PLCC-28 FN SUFFIX

PLASTIC PLCC PACKAGE CASE 776-02 ISSUE E



#### NOTES:

- DATUMS -L-, -M-, AND -N- DETERMINED
   WHERE TOP OF LEAD SHOULDER EXITS
   PLASTIC BODY AT MOLD PARTING LINE
- PLASTIC BODY AT MOLD PARTING LINE.

  2. DIM G1, TRUE POSITION TO BE MEASURED
- AT DATUM -T., SEATING PLANE.

  3. DIM R AND U DO NOT INCLUDE MOLD FLASH.
  ALLOWABLE MOLD FLASH IS 0.010 (0.250)
  PER SIDE
- DIMENSIONING AND TOLERANCING PER ANSI
  Y14.5M. 1982.
- Y14.5M, 1982. 5. CONTROLLING DIMENSION: INCH.
- 5. THE PACKAGE TOP MAY BE SMALLER THAN
  THE PACKAGE BOTTOM BY UP TO 0.012
  (0.300). DIMENSIONS R AND U ARE
  DETERMINED AT THE OUTERMOST
  EXTREMES OF THE PLASTIC BODY
  EXCLUSIVE OF MOLD FLASH, TIE BAR
  BURRS, GATE BURRS AND INTERLEAD
  FLASH, BUT INCLUDING ANY MISMATCH
  BETWEEN THE TOP AND BOTTOM OF THE
  PLASTIC BODY
- PLASTIC BODY.

  DIMENSION H DOES NOT INCLUDE DAMBAR PROTRUSION OR INTRUSION. THE DAMBAR PROTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE GREATER THAN 0.037 (0.940). THE DAMBAR INTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE SMALLER THAN 0.025 (0.635).

	INC	HES	MILLIN	METERS
DIM	MIN	MAX	MIN	MAX
Α	0.485	0.495	12.32	12.57
В	0.485	0.495	12.32	12.57
С	0.165	0.180	4.20	4.57
Е	0.090	0.110	2.29	2.79
F	0.013	0.019	0.33	0.48
G	0.05	0 BSC	1.27	BSC
Н	0.026	0.032	0.66	0.81
7	0.020		0.51	_
K	0.025	_	0.64	_
R	0.450	0.456	11.43	11.58
U	0.450	0.456	11.43	11.58
٧	0.042	0.048	1.07	1.21
W	0.042	0.048	1.07	1.21
Х	0.042	0.056	1.07	1.42
Y	_	0.020	_	0.50
Z	2°	10°	2°	10°
G1	0.410	0.430	10.42	10.92
K1	0.040	_	1.02	_

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability, arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

N. American Technical Support: 800-282-9855 Toll Free

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.