5V ECL 8-Bit Synchronous Binary Up Counter

The MC10E/100E016 is a high-speed synchronous, presettable, cascadable 8-bit binary counter. Architecture and operation are the same as the MC10H016 in the MECL 10H family, extended to 8-bits, as shown in the logic symbol.

The counter features internal feedback of \overline{TC} , gated by the TCLD (terminal count load) pin. When TCLD is LOW (or left open, in which case it is pulled LOW by the internal pull-downs), the \overline{TC} feedback is disabled, and counting proceeds continuously, with \overline{TC} going LOW to indicate an all-one state. When TCLD is HIGH, the \overline{TC} feedback causes the counter to automatically reload upon \overline{TC} = LOW, thus functioning as a programmable counter. The Q_n outputs do not need to be terminated for the count function to operate properly. To minimize noise and power, unused Q outputs should be left unterminated.

The 100 series contains temperature compensation.

- 700 MHz Min. Count Frequency
- 1000 ps CLK to Q, TC
- Internal TC Feedback (Gated)
- 8-Bit
- Fully Synchronous Counting and TC Generation
- Asynchronous Master Reset
- PECL Mode Operating Range: V_{CC} = 4.2 V to 5.7 V with V_{EE} = 0 V
- NECL Mode Operating Range: V_{CC} = 0 V with V_{EE} = -4.2 V to -5.7 V
- Internal Input 50 KΩ Pulldown Resistors
- ESD Protection: Human Body Model; > 2 KV, Machine Model; > 200 V
- Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
- Moisture Sensitivity Level 1
 For Additional Information, see Application Note AND8003/D
- Flammability Rating: UL 94 V-0 @ 1.125 in, Oxygen Index: 28 to 34
- Transistor Count = 592 devices



ON Semiconductor®

http://onsemi.com

MARKING DIAGRAMS



PLCC-28 FN SUFFIX CASE 776

A = Assembly Location WL = Wafer Lot

YY = Year WW = Work Week





ORDERING INFORMATION

| Device | Package | Shipping [†] |
|---------------|---------|-----------------------|
| MC10E016FN | PLCC-28 | 37 Units/Rail |
| MC10E016FNR2 | PLCC-28 | 500 Units/Reel |
| MC100E016FN | PLCC-28 | 37 Units/Rail |
| MC100E016FNR2 | PLCC-28 | 500 Units/Reel |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

FUNCTION TABLE

| CE | PE | TCLD | MR | CLK | FUNCTION | | |
|----|----|------|----|-----|---|--|--|
| Х | L | Х | L | Z | Load Parallel (P _n to Q _n) | | |
| L | Н | L | L | Z | Continuous Count | | |
| L | Н | Н | L | Z | Count; Load Parallel on \overline{TC} = LOW | | |
| Н | Н | Х | L | Z | Hold | | |
| Х | Х | Х | L | ZZ | Masters Respond, Slaves Hold | | |
| Х | Х | Х | Н | Х | Reset ($Q_n := LOW, \overline{TC} := HIGH$) | | |


Z= clock pulse (low to high);

ZZ= clock pulse (high to low)

PIN DESCRIPTION


| PIN | FUNCTION |
|------------------------------------|--|
| P0 – P ₇ | ECL Parallel Data (Preset) Inputs |
| Q ₀ – Q ₇ | ECL Data Outputs |
| CE | ECL Count Enable Control Input |
| PE | ECL Parallel Load Enable Control Input |
| MR | ECL Master Reset |
| CLK | ECL Clock |
| TC | ECL Terminal Count Output |
| TCLD | ECL TC-Load Control Input |
| NC | No Connect |
| V _{CC} , V _{CCO} | Positive Supply |
| V _{EE} | Negative Supply |

LOGIC DIAGRAM AND PINOUT ASSIGNMENT



 * All V_{CC} and V_{CCO} pins are tied together on the die. Warning: All V_{CC}, V_{CCO}, and V_{EE} pins must be externally connected to Power Supply to guarantee proper operation.

8-BIT BINARY COUNTER LOGIC DIAGRAM



Note that this diagram is provided for understanding of logic operation only.

It should not be used for propagation delays as many gate functions are achieved internally without incurring a full gate delay.

MAXIMUM RATINGS

| Symbol | Parameter | Condition 1 | Condition 2 | Rating | Units |
|----------------------|--|--|---|--------------|----------|
| V _{CC} | PECL Mode Power Supply | V _{EE} = 0 V | | 8 | V |
| VI | PECL Mode Input Voltage NECL Mode Input Voltage | V _{EE} = 0 V V _{CC} = 0 V | $\begin{array}{l} V_{I} \leq V_{CC} \\ V_{I} \geq V_{EE} \end{array}$ | 6 -6 | V |
| l _{out} | Output Current | Continuous Surge | | 50 100 | mA mA |
| T _A | Operating Temperature Range | | | 0 to +85 | °C |
| T _{stg} | Storage Temperature Range | | | -65 to +150 | °C |
| θ_{JA} | Thermal Resistance (Junction-to-Ambient) | 0 LFPM 500 LFPM | 28 PLCC 28 PLCC | 63.5 43.5 | °C/W |
| θ_{JC} | Thermal Resistance (Junction-to-Case) | Standard Board | 28 PLCC | 22 to 26 | °C/W |
| T _{sol} | Wave Solder | <2 to 3 sec @ 248°C | | 265 | °C |

Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If stress limits are exceeded device functional operation is not implied, damage may occur and reliability may be affected. Functional operation should be restricted to the Recommended Operating Conditions.

10E SERIES PECL DC CHARACTERISTICS V_{CCx} = 5.0 V; V_{EE} = 0.0 V (Note 1)

| | | 0°C | | | 25°C | | | 85°C | | | |
|-----------------|------------------------------|------|------|------|------|------|------|------|------|------|------|
| Symbol | Characteristic | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| I _{EE} | Power Supply Current | | 151 | 181 | | 151 | 181 | | 151 | 181 | mA |
| V _{OH} | Output HIGH Voltage (Note 2) | 3980 | 4070 | 4160 | 4020 | 4105 | 4190 | 4090 | 4185 | 4280 | mV |
| V _{OL} | Output LOW Voltage (Note 2) | 3050 | 3210 | 3370 | 3050 | 3210 | 3370 | 3050 | 3227 | 3405 | mV |
| V _{IH} | Input HIGH Voltage | 3830 | 3995 | 4160 | 3870 | 4030 | 4190 | 3940 | 4110 | 4280 | mV |
| V _{IL} | Input LOW Voltage | 3050 | 3285 | 3520 | 3050 | 3285 | 3520 | 3050 | 3302 | 3555 | mV |
| I _{IH} | Input HIGH Current | | | 150 | | | 150 | | | 150 | μΑ |
| I _{IL} | Input LOW Current | 0.5 | 0.3 | | 0.5 | 0.25 | | 0.3 | 0.2 | | μΑ |

NOTE: Devices are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.

- 1. Input and output parameters vary 1:1 with V_{CC}. V_{EE} can vary –0.46 V / +0.06 V.
- 2. Outputs are terminated through a 50 ohm resistor to V_{CC}-2 volts.

10E SERIES NECL DC CHARACTERISTICS V_{CCx}= 0.0 V; V_{EE}= -5.0 V (Note 3)

| | | 0°C | | | 25°C | | | 85°C | | | |
|-----------------|------------------------------|-------|-------|-------|-------|-------|-------|-------|-------|-------|------|
| Symbol | Characteristic | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| I _{EE} | Power Supply Current | | 151 | 181 | | 151 | 181 | | 151 | 181 | mA |
| V _{OH} | Output HIGH Voltage (Note 4) | -1020 | -930 | -840 | -980 | -895 | -810 | -910 | -815 | -720 | mV |
| V _{OL} | Output LOW Voltage (Note 4) | -1950 | -1790 | -1630 | -1950 | -1790 | -1630 | -1950 | -1773 | -1595 | mV |
| V _{IH} | Input HIGH Voltage | -1170 | -1005 | -840 | -1130 | -970 | -810 | -1060 | -890 | -720 | mV |
| V _{IL} | Input LOW Voltage | -1950 | -1715 | -1480 | -1950 | -1715 | -1480 | -1950 | -1698 | -1445 | mV |
| I _{IH} | Input HIGH Current | | | 150 | | | 150 | | | 150 | μΑ |
| I _{IL} | Input LOW Current | 0.5 | 0.3 | | 0.5 | 0.065 | | 0.3 | 0.2 | | μΑ |

Devices are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.

- 3. Input and output parameters vary 1:1 with V_{CC} . V_{EE} can vary -0.46 V / +0.06 V. 4. Outputs are terminated through a 50 ohm resistor to V_{CC} -2 volts.

100E SERIES PECL DC CHARACTERISTICS V_{CCx}= 5.0 V; V_{EE}= 0.0 V (Note 5)

| | | 0°C | | | 25°C | | | 85°C | | | |
|-----------------|------------------------------|------|------|------|------|------|------|------|------|------|------|
| Symbol | Characteristic | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| I _{EE} | Power Supply Current | | 151 | 181 | | 151 | 181 | | 174 | 208 | mA |
| V _{OH} | Output HIGH Voltage (Note 6) | 3975 | 4050 | 4120 | 3975 | 4050 | 4120 | 3975 | 4050 | 4120 | mV |
| V _{OL} | Output LOW Voltage (Note 6) | 3190 | 3295 | 3380 | 3190 | 3255 | 3380 | 3190 | 3260 | 3380 | mV |
| V _{IH} | Input HIGH Voltage | 3835 | 3975 | 4120 | 3835 | 3975 | 4120 | 3835 | 3975 | 4120 | mV |
| V _{IL} | Input LOW Voltage | 3190 | 3355 | 3525 | 3190 | 3355 | 3525 | 3190 | 3355 | 3525 | mV |
| l _{IH} | Input HIGH Current | | | 150 | | | 150 | | | 150 | μΑ |
| I _{IL} | Input LOW Current | 0.5 | 0.3 | | 0.5 | 0.25 | | 0.5 | 0.2 | | μΑ |

NOTE: Devices are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.

- 5. Input and output parameters vary 1:1 with V_{CC} . V_{EE} can vary -0.46 V / +0.8 V.
- 6. Outputs are terminated through a 50 ohm resistor to $V_{CC} 2 V$.

100E SERIES NECL DC CHARACTERISTICS V_{CCx} = 0.0 V; V_{EE} = -5.0 V (Note 7)

| | | 0°C | | | 25°C | | | 85°C | | | |
|-----------------|------------------------------|-------|-------|-------|-------|-------|-------|-------|-------|-------|------|
| Symbol | Characteristic | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| I _{EE} | Power Supply Current | | 151 | 181 | | 151 | 181 | | 174 | 208 | mA |
| V _{OH} | Output HIGH Voltage (Note 8) | -1025 | -950 | -880 | -1025 | -950 | -880 | -1025 | -950 | -880 | mV |
| V _{OL} | Output LOW Voltage (Note 8) | -1810 | -1705 | -1620 | -1810 | -1745 | -1620 | -1810 | -1740 | -1620 | mV |
| V _{IH} | Input HIGH Voltage | -1165 | -1025 | -880 | -1165 | -1025 | -880 | -1165 | -1025 | -880 | mV |
| V _{IL} | Input LOW Voltage | -1810 | -1645 | -1475 | -1810 | -1645 | -1475 | -1810 | -1645 | -1475 | mV |
| I _{IH} | Input HIGH Current | | | 150 | | | 150 | | | 150 | μΑ |
| I _{IL} | Input LOW Current | 0.5 | 0.3 | | 0.5 | 0.25 | | 0.5 | 0.2 | | μΑ |

NOTE: Devices are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.

- 7. Input and output parameters vary 1:1 with V $_{CC}$. V $_{EE}$ can vary -0.46 V / +0.8 V.
- 8. Outputs are terminated through a 50 ohm resistor to V_{CC} 2 V.

AC CHARACTERISTICS V_{CCx} = 5.0 V; V_{EE} = 0.0 V or V_{CCx} = 0.0 V; V_{EE} = -5.0 V (Note 9)

| | | | | 0°C | | | 25°C | | 85°C | | | |
|---------------------|-----------------------------|-------------|-----|-------|------|-----|-------|------|------|-------|------|------|
| Symbol | Characteristic | М | lin | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| f _{MAX} | Maximum Toggle Frequency | | | 700 | | | 700 | | | 700 | | MHz |
| f _{COUNT} | Max. Count Frequency | 7 | 00 | 900 | | 700 | 900 | | 700 | 900 | | MHz |
| t _{PLH} | Propagation Delay to Output | | | | | | | | | | | ps |
| t _{PHL} | CLK to | Q 6 | 00 | 725 | 1000 | 600 | 725 | 1000 | 600 | 725 | 1000 | |
| | MR to | Q 6 | 00 | 775 | 1000 | 600 | 775 | 1000 | 600 | 775 | 1000 | |
| | CLK to 1 | C 5 | 50 | 775 | 900 | 550 | 775 | 900 | 550 | 775 | 1050 | |
| | MR to 1 | <u>C</u> 6: | 25 | 775 | 1000 | 625 | 775 | 1000 | 625 | 775 | 1000 | |
| t _S | Setup Time (to CLK +) | | | | | | | | | | | ps |
| | | Pn 1 | 50 | - 30 | | 150 | - 30 | | 150 | - 30 | | |
| | 7 | E 6 | 00 | 400 | | 600 | 400 | | 600 | 400 | | |
| | Ē | PE 6 | 00 | 400 | | 600 | 400 | | 600 | 400 | | |
| | TCI | .D 5 | 00 | 300 | | 500 | 300 | | 500 | 300 | | |
| t _h | Hold Time (to CLK +) | | | | | | | | | | | |
| | | Pn 3 | 50 | 100 | | 350 | 100 | | 350 | 100 | | |
| | 7 | E 4 | 00 | 200 | | 400 | 20 0 | | 400 | 200 | | |
| | Ē | PE (| 0 | 200 | | 0 | 200 | | 0 | 200 | | |
| | TCI | .D 1 | 00 | - 300 | | 100 | - 300 | | 100 | - 300 | | |
| t _{RR} | Reset Recovery Time | 9 | 00 | 700 | | 900 | 700 | | 900 | 700 | | ps |
| t _{PW} | Minimum Pulse Width | | | | | | | | | | | ps |
| | CLK, M | IR 4 | 00 | | | 400 | | | 400 | | | |
| t _{JITTER} | Random Clock Jitter (RMS) | | | < 1 | | | < 1 | | | < 1 | | ps |
| t _r | Rise/Fall Times | | | | | | | | | | | ps |
| t _f | (20 - 80%) | 3 | 00 | 510 | 800 | 300 | 510 | 800 | 300 | 510 | | |

NOTE: Devices are designed to meet the AC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.

^{9. 10} Series: V_{EE} can vary -0.46 V / +0.06 V. 100 Series: V_{EE} can vary -0.46 V / +0.8 V.

FUNCTION TABLE

| Function | PE | CE | MR | TCLD | CLK | P7-P4 | P3 | P2 | P1 | P0 | Q7-Q4 | Q3 | Q2 | Q1 | Q0 | TC |
|----------|----|----|----|------|-----|-------|----|----|----|----|-------|----|----|----|----|----|
| Load | L | Χ | L | Х | Z | Н | Н | Н | L | L | Н | Н | Н | L | L | Н |
| Count | Н | L | L | L | Z | X | Χ | Χ | Χ | Х | Н | Н | Н | L | Н | Н |
| | Н | L | L | L | Z | Х | Χ | Χ | Χ | Х | Н | Н | Н | Н | L | Н |
| | Н | L | L | L | Z | X | Χ | Χ | Χ | Х | Н | Н | Н | Н | Н | L |
| | Н | L | L | L | Z | X | Χ | Χ | Χ | Х | L | L | L | L | L | Н |
| Load | L | Χ | L | Χ | Z | Н | Н | Н | L | L | Н | Н | Н | L | L | Н |
| Hold | Н | Н | L | Χ | Z | Х | Χ | Χ | Χ | Х | Н | Н | Н | L | L | Н |
| | Н | Н | L | Χ | Z | Х | Χ | Χ | Χ | Х | Н | Н | Н | L | L | Н |
| Load On | Н | L | L | Н | Z | Н | L | Н | Н | L | Н | Н | Н | L | Н | Н |
| Terminal | Н | L | L | Н | Z | Н | L | Н | Н | L | Н | Н | Н | Н | L | Н |
| Count | Н | L | L | Н | Z | Н | L | Н | Н | L | Н | Н | Н | Н | Н | L |
| | Н | L | L | Н | Z | Н | L | Н | Н | L | Н | L | Н | Н | L | Н |
| | Н | L | L | Н | Z | н | L | Н | Н | L | н | L | Н | Н | Н | Н |
| | Н | L | L | Н | Z | Н | L | Н | Н | L | Н | Н | L | L | L | Н |
| Reset | Х | Х | Н | Х | Χ | Х | Х | Х | Х | Х | L | L | L | L | L | Н |

Applications Information

Cascading Multiple E016 Devices

For applications which call for larger than 8-bit counters multiple E016s can be tied together to achieve very wide bit width counters. The active low terminal count (\overline{TC}) output and count enable input (\overline{CE}) greatly facilitate the cascading of E016 devices. Two E016s can be cascaded without the need for external gating, however for counters wider than 16 bits external OR gates are necessary for cascade implementations.

Figure 1 below pictorially illustrates the cascading of 4 E016s to build a 32-bit high frequency counter. Note the E101 gates used to OR the terminal count outputs of the lower order E016s to control the counting operation of the higher order bits. When the terminal count of the preceding device (or devices) goes low (the counter reaches an all 1s state) the more significant E016 is set in its count mode and will count one binary digit upon the next positive clock transition. In addition, the preceding devices will also count one bit thus sending their terminal count outputs back to a

high state disabling the count operation of the more significant counters and placing them back into hold modes. Therefore, for an E016 in the chain to count, all of the lower order terminal count outputs must be in the low state. The bit width of the counter can be increased or decreased by simply adding or subtracting E016 devices from Figure 1 and maintaining the logic pattern illustrated in the same figure.

The maximum frequency of operation for the cascaded counter chain is set by the propagation delay of the \overline{TC} output and the necessary setup time of the \overline{CE} input and the propagation delay through the OR gate controlling it (for 16-bit counters the limitation is only the \overline{TC} propagation delay and the \overline{CE} setup time). Figure 1 shows EL01 gates used to control the count enable inputs, however, if the frequency of operation is lower a slower, ECL OR gate can be used. Using the worst case guarantees for these parameters from the ECLinPS data book, the maximum count frequency for a greater than 16-bit counter is 500MHz and that for a 16-bit counter is 625MHz.




Figure 1. 32-Bit Cascaded E016 Counter

Applications Information (continued)

Note that this assumes the trace delay between the \overline{TC} outputs and the \overline{CE} inputs are negligible. If this is not the case estimates of these delays need to be added to the calculations.

Programmable Divider

The E016 has been designed with a control pin which makes it ideal for use as an 8-bit programmable divider. The TCLD pin (load on terminal count) when asserted reloads the data present at the parallel input pin (Pn's) upon reaching terminal count (an all 1s state on the outputs). Because this feedback is built internal to the chip, the programmable division operation will run at very nearly the same frequency as the maximum counting frequency of the device. Figure 2 below illustrates the input conditions necessary for utilizing the E016 as a programmable divider set up to divide by 113.




Figure 2. Mod 2 to 256 Programmable Divider

To determine what value to load into the device to accomplish the desired division, the designer simply subtracts the binary equivalent of the desired divide ratio from the binary value for 256. As an example for a divide ratio of 113:

Pn's =
$$256 - 113 = 8F_{16} = 1000 1111$$

where:

P0 = LSB and P7 = MSB

Forcing this input condition as per the setup in Figure 2 will result in the waveforms of Figure 3. Note that the \overline{TC} output is used as the divide output and the pulse duration is equal to a full clock period. For even divide ratios, twice the desired divide ratio can be loaded into the E016 and the \overline{TC} output can feed the clock input of a toggle flip flop to create a signal divided as desired with a 50% duty cycle.

Table 1. Preset Values for Various Divide Ratios

| Divide | | | Pre | eset Da | ata Inp | uts | | |
|--------|----|----|-----|---------|---------|-----|----|----|
| Ratio | P7 | P6 | P5 | P4 | P3 | P2 | P1 | P0 |
| 2 | Н | Н | Н | Н | Н | Н | Н | L |
| 3 | Н | Н | Н | Н | Н | Н | L | Н |
| 4 | Н | Н | Н | Н | Н | Н | L | L |
| 5 | Н | Н | Н | Н | Н | L | Н | Н |
| w | w | • | • | • | • | • | • | • |
| w | • | • | • | • | • | • | • | • |
| 112 | Н | L | L | Н | L | L | L | L |
| 113 | Н | L | L | L | Н | Н | Н | Н |
| 114 | Н | L | L | L | Н | Н | Н | L |
| • | • | • | • | • | • | • | • | • |
| • | • | • | • | • | • | • | • | • |
| 254 | L | L | L | L | L | L | Н | L |
| 255 | L | L | L | L | L | L | L | Н |
| 256 | L | L | L | L | L | L | L | L |

A single E016 can be used to divide by any ratio from 2 to 256 inclusive. If divide ratios of greater than 256 are needed multiple E016s can be cascaded in a manner similar to that already discussed. When E016s are cascaded to build larger dividers the TCLD pin will no longer provide a means for loading on terminal count. Because one does not want to reload the counters until all of the devices in the chain have reached terminal count, external gating of the $\overline{\text{TC}}$ pins must be used for multiple E016 divider chains.




Figure 3. Divide by 113 E016 Programmable Divider Waveforms

Applications Information (continued)




Figure 4. 32-Bit Cascaded E016 Programmable Divider

Figure 4 on the following page shows a typical block diagram of a 32-bit divider chain. Once again to maximize the frequency of operation EL01 OR gates were used. For lower frequency applications a slower OR gate could replace the EL01. Note that for a 16-bit divider the OR function feeding the \overline{PE} (program enable) input CANNOT be replaced by a wire OR tie as the \overline{TC} output of the least significant E016 must also feed the \overline{CE} input of the most significant E016. If the two \overline{TC} outputs were OR tied the cascaded count operation would not operate properly. Because in the cascaded form the \overline{PE} feedback is external and requires external gating, the maximum frequency of operation will be significantly less than the same operation in a single device.

Maximizing E016 Count Frequency

The E016 device produces 9 fast transitioning single ended outputs, thus V_{CC} noise can become significant in situations where all of the outputs switch simultaneously in the same direction. This V_{CC} noise can negatively impact the maximum frequency of operation of the device. Since the device does not need to have the Q outputs terminated to count properly, it is recommended that if the outputs are not going to be used in the rest of the system they should be left unterminated. In addition, if only a subset of the Q outputs are used in the system only those outputs should be terminated. Not terminating the unused outputs will not only cut down the V_{CC} noise generated but will also save in total system power dissipation. Following these guidelines will allow designers to either be more aggressive in their designs or provide them with an extra margin to the published data book specifications.




Figure 5. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020 – Termination of ECL Logic Devices.)

Resource Reference of Application Notes

AN1404 - ECLinPS Circuit Performance at Non–Standard V_{IH} Levels

AN1405 – ECL Clock Distribution Techniques

AN1406 – Designing with PECL (ECL at +5.0 V)

AN1503 – ECLinPS I/O SPICE Modeling Kit

AN1504 – Metastability and the ECLinPS Family

AN1568 – Interfacing Between LVDS and ECL

AN1596 - ECLinPS Lite Translator ELT Family SPICE I/O Model Kit

AN1650 - Using Wire-OR Ties in ECLinPS Designs

AND8001 - The ECL Translator Guide

AND8001 - Odd Number Counters Design


AND8002 - Marking and Date Codes

AND8020 - Termination of ECL Logic Devices

PACKAGE DIMENSIONS

PLCC-28 **FN SUFFIX**

PLASTIC PLCC PACKAGE CASE 776-02 **ISSUE E**



NOTES:

⑤ | T | L-M ⑤ | N ⑤

G1

0.010 (0.250)

- DATUMS -L-, -M-, AND -N- DETERMINED
 WHERE TOP OF LEAD SHOULDER EXITS
- PLASTIC BODY AT MOLD PARTING LINE.

 2. DIM G1, TRUE POSITION TO BE MEASURED
- AT DATUM -T., SEATING PLANE.

 3. DIM R AND U DO NOT INCLUDE MOLD FLASH.
 ALLOWABLE MOLD FLASH IS 0.010 (0.250) PER SIDE
- 4. DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982. CONTROLLING DIMENSION: INCH.
- THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM BY UP TO 0.012 (0.300). DIMENSIONS R AND U ARE DETERMINED AT THE OUTERMOST DETERMINED AT THE OUTERMINEST EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH, TIE BAR BURRS, GATE BURRS AND INTERLEAD FLASH, BUT INCLUDING ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY.
- PLASTIC BODY.

 DIMENSION H DOES NOT INCLUDE DAMBAR
 PROTRUSION OR INTRUSION. THE DAMBAR
 PROTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE GREATER THAN 0.037 (0.940). THE DAMBAR INTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE SMALLER THAN 0.025 (0.635).

| | INC | HES | MILLIN | METERS |
|-----|-------|-------|--------|--------|
| DIM | MIN | MAX | MIN | MAX |
| Α | 0.485 | 0.495 | 12.32 | 12.57 |
| В | 0.485 | 0.495 | 12.32 | 12.57 |
| С | 0.165 | 0.180 | 4.20 | 4.57 |
| Е | 0.090 | 0.110 | 2.29 | 2.79 |
| F | 0.013 | 0.019 | 0.33 | 0.48 |
| G | 0.05 | 0 BSC | 1.27 | BSC |
| Н | 0.026 | 0.032 | 0.66 | 0.81 |
| 7 | 0.020 | | 0.51 | _ |
| K | 0.025 | _ | 0.64 | _ |
| R | 0.450 | 0.456 | 11.43 | 11.58 |
| U | 0.450 | 0.456 | 11.43 | 11.58 |
| ٧ | 0.042 | 0.048 | 1.07 | 1.21 |
| W | 0.042 | 0.048 | 1.07 | 1.21 |
| Х | 0.042 | 0.056 | 1.07 | 1.42 |
| Y | _ | 0.020 | _ | 0.50 |
| Z | 2° | 10° | 2° | 10° |
| G1 | 0.410 | 0.430 | 10.42 | 10.92 |
| K1 | 0.040 | _ | 1.02 | _ |

VIEW S

M T L-MS NS

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability, arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free LISA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.