# 2.5V / 3.3V ECL ÷2, ÷4, ÷8 Clock Generation Chip

The MC100LVEP34 is a low skew  $\div 2, \div 4, \div 8$  clock generation chip designed explicitly for low skew clock generation applications. The internal dividers are synchronous to each other, therefore, the common output edges are all precisely aligned. The  $V_{BB}$  pin, an internally generated voltage supply, is available to this device only. For single–ended input conditions, the unused differential input is connected to  $V_{BB}$  as a switching reference voltage.  $V_{BB}$  may also rebias AC coupled inputs. When used, decouple  $V_{BB}$  and  $V_{CC}$  via a 0.01  $\mu F$  capacitor and limit current sourcing or sinking to 0.5 mA. When not used,  $V_{BB}$  should be left open.

The common enable  $(\overline{EN})$  is synchronous so that the internal dividers will only be enabled/disabled when the internal clock is already in the LOW state. This avoids any chance of generating a runt clock pulse on the internal clock when the device is enabled/disabled as can happen with an asynchronous control. An internal runt pulse could lead to losing synchronization between the internal divider stages. The internal enable flip-flop is clocked on the falling edge of the input clock; therefore, all associated specification limits are referenced to the negative edge of the clock input.

Upon start—up, the internal flip-flops will attain a random state; the master reset (MR) input allows for the synchronization of the internal dividers, as well as multiple LVEP34s in a system. Single—ended CLK input operation is limited to a  $V_{CC} \geq 3.0~V$  in PECL mode, or  $V_{EE} \leq -3.0~V$  in NECL mode.

- 35 ps Output-to-Output Skew
- Synchronous Enable/Disable
- Master Reset for Synchronization
- The 100 Series Contains Temperature Compensation.
- PECL Mode Operating Range: V<sub>CC</sub> = 2.375 V to 3.8 V with V<sub>EE</sub> = 0 V
- NECL Mode Operating Range: V<sub>CC</sub> = 0 V with V<sub>EE</sub> = -2.375 V to -3.8 V
- Open Input Default State
- LVDS Input Compatible




### ON Semiconductor®

http://onsemi.com

#### MARKING DIAGRAMS\*




SO-16 D SUFFIX CASE 751B





TSSOP-16 DT SUFFIX CASE 948F




A = Assembly Location
L, WL = Wafer Lot
Y = Year
W, WW = Work Week

\*For additional information, refer to Application Note AND8002/D

#### **ORDERING INFORMATION**

1

Device	Package	Shipping		
MC100LVEP34D	SO-16	48 Units/Rail		
MC100LVEP34DR2	SO-16	2500 Units/Reel		
MC100LVEP34DT	TSSOP-16	96 Units/Rail		
MC100LVEP34DTR2	TSSOP-16	2500 Units/Reel		



Warning: All  $V_{CC}$  and  $V_{EE}$  pins must be externally connected to Power Supply to guarantee proper operation.

Figure 1. 16-Lead Pinout (Top View) and Logic Diagram

#### **PIN DESCRIPTION**

PIN	FUNCTION
CLK*, CLK**	ECL Diff Clock Inputs
EN*	ECL Sync Enable
MR*	ECL Master Reset
Q0, Q0	ECL Diff ÷2 Outputs
Q1, <u>Q1</u>	ECL Diff ÷4 Outputs
Q2, <u>Q2</u>	ECL Diff ÷8 Outputs
V <sub>BB</sub>	Reference Voltage Output
V <sub>CC</sub>	Positive Supply
V <sub>EE</sub>	Negative Supply
NC	No Connect

- \* Pins will default LOW when left open.
- \*\* Pins will default to  $V_{\mbox{\footnotesize CC}}/2$  when left open.

#### **FUNCTION TABLE**

CLK	ĒN	MR	FUNCTION
Z	L	ΙL	Divide
ZZ	H		Hold Q <sub>0-3</sub>
X	X		Reset Q <sub>0-3</sub>

Z = Low-to-High Transition ZZ = High-to-Low Transition

#### **ATTRIBUTES**

Characteris	tics	Value
Internal Input Pulldown Resistor	75 kΩ	
Internal Input Pullup Resistor	37.5 kΩ	
ESD Protection	Human Body Model Machine Model Charged Device Model	> 2 kV > 200 V > 2 kV
Moisture Sensitivity, Indefinite Time C	Out of Drypack (Note 1)	Level 1
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in
Transistor Count	210 Devices	
Meets or exceeds JEDEC Spec EIA/	JESD78 IC Latchup Test	

<sup>1.</sup> For additional Moisture Sensitivity information, refer to Application Note AND8003/D.

#### MAXIMUM RATINGS (Note 2)

Symbol	Parameter	Condition 1	Condition 2	Rating	Units
V <sub>CC</sub>	PECL Mode Power Supply	V <sub>EE</sub> = 0 V		6	V
V <sub>EE</sub>	NECL Mode Power Supply	V <sub>CC</sub> = 0 V		-6	V
VI	PECL Mode Input Voltage NECL Mode Input Voltage	V <sub>EE</sub> = 0 V V <sub>CC</sub> = 0 V	$\begin{array}{c} V_{I} \leq V_{CC} \\ V_{I} \geq V_{EE} \end{array}$	6 -6	V
l <sub>out</sub>	Output Current	Continuous Surge		50 100	mA mA
I <sub>BB</sub>	V <sub>BB</sub> Sink/Source			± 0.5	mA
T <sub>A</sub>	Operating Temperature Range			-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta_{\sf JA}$	Thermal Resistance (Junction-to-Ambient)	0 LFPM 500 LFPM	16 SOIC 16 SOIC	100 60	°C/W °C/W
$\theta_{\sf JC}$	Thermal Resistance (Junction-to-Case)	std bd	16 SOIC	33 to 36	°C/W
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient)	0 LFPM 500 LFPM	16 TSSOP 16 TSSOP	138 108	°C/W °C/W
$\theta_{\sf JC}$	Thermal Resistance (Junction-to-Case)	std bd	16 TSSOP	33 to 36	°C/W
T <sub>sol</sub>	Wave Solder	<2 to 3 sec @ 248°C		265	°C

<sup>2.</sup> Maximum Ratings are those values beyond which device damage may occur.

#### 100EP DC CHARACTERISTICS, PECL $V_{CC} = 2.5 \text{ V}$ , $V_{EE} = 0 \text{ V}$ (Note 3)

				-40°C			25°C			85°C		
Symbol	Characteristic	•	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current		40	50	60	40	50	60	42	52	62	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 4)		1355	1480	1605	1355	1480	1605	1355	1480	1605	mV
V <sub>OL</sub>	Output LOW Voltage (Note 4)		555	680	925	555	680	925	555	680	925	mV
V <sub>IH</sub>	Input HIGH Voltage (Single–Ended) (Note 5)		1335		1620	1335		1620	1275		1620	mV
V <sub>IL</sub>	Input LOW Voltage (Single–Ended) (Note 5)		555		875	555		875	555		875	mV
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential) (Note 5, Note 6)		1.2		3.3	1.2		3.3	1.2		3.3	V
I <sub>IH</sub>	Input HIGH Current				150			150			150	μΑ
I <sub>IL</sub>	Input LOW Current	D D	0.5 -150			0.5 -150			0.5 -150			μΑ

NOTE: LVEP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The

- NOTE: LVEP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500 lfpm is maintained.
   Input and output parameters vary 1:1 with V<sub>CC</sub>.
   All loading with 50 Ω to V<sub>CC</sub> 2.0 V.
   Do not use V<sub>BB</sub> at V<sub>CC</sub> < 3.0 V. Single ended input CLK pin operation is limited to V<sub>CC</sub> ≥ 3.0 V in PECL mode.
   V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal.

100EP DC CHARACTERISTICS, PECL  $V_{CC} = 3.3 \text{ V}, V_{EE} = 0 \text{ V} \text{ (Note 7)}$ 

				-40°C			25°C	•		85°C	•	
Symbol	Characteristic		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current		40	50	60	40	50	60	42	52	62	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 8)		2155	2280	2405	2155	2280	2405	2155	2280	2405	mV
V <sub>OL</sub>	Output LOW Voltage (Note 8)		1355	1570	1725	1355	1570	1725	1355	1570	1725	mV
V <sub>IH</sub>	Input HIGH Voltage (Single Ended)		2075		2420	2075		2420	2075		2420	mV
$V_{IL}$	Input LOW Voltage (Single Ended)		1355		1675	1355		1675	1355		1675	mV
$V_{BB}$	Output Voltage Reference (Note 9)		1775	1875	1975	1775	1875	1975	1775	1875	1975	mV
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential) (Note 10)		1.2		3.3	1.2		3.3	1.2		3.3	V
I <sub>IH</sub>	Input HIGH Current				150			150			150	μΑ
I <sub>IL</sub>		D D	0.5 -150			0.5 -150			0.5 -150			μΑ

NOTE: LVEP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500 lfpm is maintained.

- 7. Input and output parameters vary 1:1 with  $V_{CC}$ .  $V_{EE}$  can vary +0.925 V to -0.5 V.
- 8. All loading with 50  $\Omega$  to  $V_{CC}$  2.0 V.
- 9. Single ended input CLK pin operation is limited to  $V_{CC} \ge 3.0 \text{ V}$  in PECL mode. 10.  $V_{IHCMR}$  min varies 1:1 with  $V_{EE}$ ,  $V_{IHCMR}$  max varies 1:1 with  $V_{CC}$ . The  $V_{IHCMR}$  range is referenced to the most positive side of the differential input signal.

#### 100EP DC CHARACTERISTICS, NECL $V_{CC} = 0 \text{ V}$ , $V_{EE} = -3.8 \text{ V}$ to -2.375 V (Note 11)

			-40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current	40	50	60	40	50	60	42	52	62	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 12)	-1145	-1020	-895	-1145	-1020	-895	-1145	-1020	-895	mV
V <sub>OL</sub>	Output LOW Voltage (Note 12)	-1945	-1700	-1575	-1945	-1700	-1575	-1945	-1700	-1575	mV
V <sub>IH</sub>	Input HIGH Voltage (Single Ended)	-1225		-880	-1225		-880	-1225		-880	mV
V <sub>IL</sub>	Input LOW Voltage (Single Ended)	-1945		-1625	-1945		-1625	-1945		-1625	mV
$V_{BB}$	Output Voltage Reference (Note 13)	-1525	-1425	-1325	-1525	-1425	-1325	-1525	-1425	-1325	mV
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential) (Note 14)	V <sub>EE</sub>	+1.2	0.0	V <sub>EE</sub>	+1.2	0.0	V <sub>EE</sub>	+1.2	0.0	V
I <sub>IH</sub>	Input HIGH Current			150			150			150	μΑ
I <sub>IL</sub>	Input LOW Current D D	0.5 -150			0.5 -150			0.5 -150			μΑ

NOTE: LVEP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500 lfpm is maintained.

- 11. Input and output parameters vary 1:1 with V<sub>CC</sub>.

- 12. All loading with  $50 \, \Omega$  to  $V_{CC} 2.0 \, V$ .

  13. Single ended input CLK pin operation is limited to  $V_{EE} \leq -3.0 \, V$  in NECL mode.


  14.  $V_{IHCMR}$  min varies 1:1 with  $V_{EE}$ ,  $V_{IHCMR}$  max varies 1:1 with  $V_{CC}$ . The  $V_{IHCMR}$  range is referenced to the most positive side of the differential input signal.

AC CHARACTERISTICS  $V_{CC}$ = 0 V;  $V_{EE}$ = -3.8 V to -2.375 V or  $V_{CC}$ = 2.375 V to 3.8 V;  $V_{EE}$ = 0 V (Note 15)


			-40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f <sub>max</sub>	Maximum Toggle Frequency (See Figure 4. F <sub>max</sub> /JITTER)	2.8			2.8			2.8			GHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation CLK to Q0, Q1, Q2 Delay to Output MR to Q	550 500	650 600	750 700	600 550	700 650	800 750	650 600	750 700	850 800	ps
t <sub>JITTER</sub>	Cycle-to-Cycle Jitter (See Figure 4. F <sub>max</sub> /JITTER)		< 1			< 1			< 1		ps
t <sub>S</sub>	Setup Time EN	150	50		150	50		150	50		ps
t <sub>H</sub>	Hold Time EN	200	100		200	100		200	100		ps
t <sub>RR</sub>	Set/Reset Recovery	300	200		300	200		300	200		ps
V <sub>PP</sub>	Input Swing (Note 16)	150		1000	150		1000	150		1000	mV
t <sub>r</sub> t <sub>f</sub>	Output Rise/Fall Times Q (20% – 80%)	90	170	200	100	180	250	120	200	280	ps

<sup>15.</sup> Measured using a 750 mV source, 50% duty cycle clock source. All loading with 50  $\Omega$  to  $V_{CC}$  – 2.0 V. 16.  $V_{PP}(min)$  is minimum input swing for which AC parameters guaranteed. The device has a DC gain of  $\approx$ 40.

There are two distinct functional relationships between the Master Reset and Clock:



CASE 1: If the MR is de-asserted (H-L), while the Clock is still high, the outputs will follow the second ensuing clock rising edge.



CASE 2: If the MR is de-asserted (H-L), after the Clock has transitioned low, the outputs will follow the third ensuing clock rising edge.

Figure 2. Timing Diagrams

The  $\overline{EN}$  signal will "freeze" the internal divider flip–flops on the first falling edge of CLK after its assertion. The internal divider flip–flops will maintain their state during the freeze. When  $\overline{EN}$  is deasserted (LOW), and after the next falling edge of CLK, then the internal divider flip–flops will "unfreeze" and continue to their next state count with proper phase relationships.




Figure 3. Reset Recovery Time




Figure 4. F<sub>max</sub>/Jitter




Figure 5. Typical Termination for Output Driver and Device Evaluation (Refer to Application Note AND8020 – Termination of ECL Logic Devices.)

#### **Resource Reference of Application Notes**

AN1404 - ECLinPS Circuit Performance at Non–Standard V<sub>IH</sub> Levels

AN1405 - ECL Clock Distribution Techniques

AN1406 - Designing with PECL (ECL at +5.0 V)

AN1504 - Metastability and the ECLinPS Family

AN1568 - Interfacing Between LVDS and ECL

AN1650 - Using Wire–OR Ties in ECLinPS Designs

AND8002 - Marking and Date Codes


AND8009 – ECLinPS Plus Spice I/O Model Kit

AND8020 – Termination of ECL Logic Devices

For an updated list of Application Notes, please see our website at http://onsemi.com.

#### **PACKAGE DIMENSIONS**

SO-16 **D SUFFIX** CASE 751B-05 **ISSUE J** 




- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
  4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
  5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	9.80	10.00	0.386	0.393	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.054	0.068	
D	0.35	0.49	0.014	0.019	
F	0.40	1.25	0.016	0.049	
G	1.27	BSC	0.050 BSC		
J	0.19	0.25	0.008	0.009	
K	0.10	0.25	0.004	0.009	
M	0°	7°	0°	7°	
P	5.80	6.20	0.229	0.244	
R	0.25	0.50	0.010	0.019	

#### **PACKAGE DIMENSIONS**

#### TSSOP-16 **DT SUFFIX** CASE 948F-01 ISSUE O



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER. 2.

- 2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
  4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
  5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
  6. TERMINAL NUMBERS ARE SHOWN FOR
- TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.

  7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIN	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	4.90	5.10	0.193	0.200	
В	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65	BSC	0.026	BSC	
Н	0.18	0.28	0.007	0.011	
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
K	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L	6.40		0.252		
M	0°	8°	0°	8°	

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### PUBLICATION ORDERING INFORMATION

#### Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.