

# MC100LVEP111

## 2.5V / 3.3V 1:10 Differential ECL/PECL/HSTL Clock Driver

The MC100LVEP111 is a low skew 1-to-10 differential driver, designed with clock distribution in mind, accepting two clock sources into an input multiplexer. The PECL input signals can be either differential or single-ended (if the  $V_{BB}$  output is used). HSTL inputs can be used when the LVEP111 is operating under PECL conditions.

The LVEP111 specifically guarantees low output-to-output skew. Optimal design, layout, and processing minimize skew within a device and from device to device.

To ensure tightest skew, both sides of differential outputs identically terminate into  $50\ \Omega$  even if only one output is being used. If an output pair is unused, both outputs may be left open (unterminated) without affecting skew.

The MC100LVEP111, as with most other ECL devices, can be operated from a positive  $V_{CC}$  supply in PECL mode. This allows the LVEP111 to be used for high performance clock distribution in +3.3 V or +2.5 V systems. Single-ended CLK input operation is limited to a  $V_{CC} \geq 3.0\text{ V}$  in PECL mode, or  $V_{EE} \leq -3.0\text{ V}$  in NECL mode. Designers can take advantage of the LVEP111's performance to distribute low skew clocks across the backplane or the board. In a PECL environment, series or Thevenin line terminations are typically used as they require no additional power supplies. For more information on using PECL, designers should refer to Application Note AN1406/D.


- 85 ps Typical Device-to-Device Skew
- 20 ps Typical Output-to-Output Skew
- Jitter Less than 1 ps RMS
- Maximum Frequency > 3 Ghz Typical
- $V_{BB}$  Output
- 430 ps Typical Propagation Delay
- The 100 Series Contains Temperature Compensation
- PECL and HSTL Mode Operating Range:  $V_{CC} = 2.375\text{ V}$  to  $3.8\text{ V}$  with  $V_{EE} = 0\text{ V}$
- NECL Mode Operating Range:  $V_{CC} = 0\text{ V}$  with  $V_{EE} = -2.375\text{ V}$  to  $-3.8\text{ V}$
- Open Input Default State
- LVDS Input Compatible
- Fully Compatible with Motorola MC100EP111
- Pb-Free Packages are Available\*



ON Semiconductor®

<http://onsemi.com>

LQFP-32  
FA SUFFIX  
CASE 873A



MARKING  
DIAGRAM\*

A = Assembly Location  
WL = Wafer Lot  
YY = Year  
WW = Work Week

\*For additional information, refer to Application Note AND8002/D


### ORDERING INFORMATION

Device	Package	Shipping†
MC100LVEP111FA	LQFP-32	250 Units / Tray
MC100LVEP111FAG	LQFP-32 (Pb-Free)	250 Units / Tray
MC100LVEP111FAR2	LQFP-32	2000 Units Tape & Reel
MC100LVEP111FAR2G	LQFP-32 (Pb-Free)	2000 Units Tubes

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

MC100LVEP111



Warning: All V<sub>CC</sub> and V<sub>EE</sub> pins must be externally connected to Power Supply to guarantee proper operation.

Figure 1. 32-Lead LQFP Pinout (Top View)

PIN DESCRIPTION

PIN	FUNCTION
CLK0*, $\overline{\text{CLK0}}^{**}$	ECL/PECL/HSTL CLK Input
CLK1*, $\overline{\text{CLK1}}^{**}$	ECL/PECL/HSTL CLK Input
Q0:9, $\overline{\text{Q0}}:9$	ECL/PECL Outputs
CLK_SEL*	ECL/PECL Active Clock Select Input
V <sub>BB</sub>	Reference Voltage Output
V <sub>CC</sub>	Positive Supply
V <sub>EE</sub>	Negative Supply

\* Pins will default LOW when left open.  
\*\* Pins will default to V<sub>CC</sub>/2 when left open.

FUNCTION TABLE

CLK_SEL	Active Input
L	CLK0, $\overline{\text{CLK0}}$
H	CLK1, $\overline{\text{CLK1}}$




Figure 2. Logic Diagram

# MC100LVEP111

## ATTRIBUTES

Characteristics	Value
Internal Input Pulldown Resistor	75 k $\Omega$
Internal Input Pullup Resistor	37.5 k $\Omega$
ESD Protection	Human Body Model Machine Model Charged Device Model
	> 2 kV > 100 V > 2 kV
Moisture Sensitivity (Note 1)	Level 2
Flammability Rating	Oxygen Index: 28 to 34 UL 94 V-0 @ 0.125 in
Transistor Count	602 Devices
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test	

1. For additional information, refer to Application Note AND8003/D.

## MAXIMUM RATINGS

Symbol	Parameter	Condition 1	Condition 2	Rating	Units
V <sub>CC</sub>	PECL Mode Power Supply	V <sub>EE</sub> = 0 V		6	V
V <sub>EE</sub>	NECL Mode Power Supply	V <sub>CC</sub> = 0 V		-6	V
V <sub>I</sub>	PECL Mode Input Voltage	V <sub>EE</sub> = 0 V	V <sub>I</sub> ≤ V <sub>CC</sub>	6	V
	NECL Mode Input Voltage	V <sub>CC</sub> = 0 V	V <sub>I</sub> ≥ V <sub>EE</sub>	-6	V
I <sub>out</sub>	Output Current	Continuous Surge		50 100	mA mA
I <sub>BB</sub>	V <sub>BB</sub> Sink/Source			± 0.5	mA
T <sub>A</sub>	Operating Temperature Range			-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
θ <sub>JA</sub>	Thermal Resistance (Junction-to-Ambient)	0 LFPM 500 LFPM	32 LQFP 32 LQFP	80 55	°C/W °C/W
θ <sub>JC</sub>	Thermal Resistance (Junction-to-Case)	std bd	32 LQFP	12 to 17	°C/W
T <sub>sol</sub>	Wave Solder	< 2 to 3 sec @ 248°C		265	°C

Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If stress limits are exceeded device functional operation is not implied, damage may occur and reliability may be affected. Functional operation should be restricted to the Recommended Operating Conditions.

## PECL DC CHARACTERISTICS V<sub>CC</sub> = 3.3 V; V<sub>EE</sub> = 0 V (Note 2)

Symbol	Characteristic	-40°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
I <sub>EE</sub>	Power Supply Current	70	100	120	70	100	120	70	100	120	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 3)	2155	2280	2405	2155	2280	2405	2155	2280	2405	mV
V <sub>OL</sub>	Output LOW Voltage (Note 3)	1355	1480	1695	1355	1480	1695	1355	1480	1695	mV
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended)	2135		2420	2135		2420	2135		2420	mV
V <sub>IL</sub>	Input LOW Voltage (Single-Ended)	1490		1675	1490		1675	1490		1675	mV
V <sub>BB</sub>	Output Reference Voltage (Note 4)	1775	1875	1975	1775	1875	1975	1775	1875	1975	mV
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential) (Note 5)	1.2		3.3	1.2		3.3	1.2		3.3	V
I <sub>IH</sub>	Input HIGH Current			150			150			150	μA
I <sub>IL</sub>	Input LOW Current	CLK CLK	0.5 -150		0.5 -150			0.5 -150			μA

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>EE</sub> can vary + 0.925 V to -0.5 V.
- All loading with 50  $\Omega$  to V<sub>CC</sub>-2.0 volts.
- Single ended input operation is limited V<sub>CC</sub> ≥ 3.0 V in PECL mode.
- V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>. V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal.

# MC100LVEP111

## PECL DC CHARACTERISTICS $V_{CC} = 2.5\text{ V}$ ; $V_{EE} = 0\text{ V}$ (Note 6)

Symbol	Characteristic	-40°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
$I_{EE}$	Power Supply Current	70	100	120	70	100	120	70	100	120	mA
$V_{OH}$	Output HIGH Voltage (Note 7)	1355	1480	1605	1355	1480	1605	1355	1480	1605	mV
$V_{OL}$	Output LOW Voltage (Note 7)	555	680	895	555	680	895	555	680	895	mV
$V_{IH}$	Input HIGH Voltage (Single-Ended) (Note 8)	1335		1620	1335		1620	1275		1620	mV
$V_{IL}$	Input LOW Voltage (Single-Ended) (Note 8)	555		875	555		875	555		875	mV
$V_{IHCMR}$	Input HIGH Voltage Common Mode Range (Differential) (Note 9)	1.2		2.5	1.2		2.5	1.2		2.5	V
$I_{IH}$	Input HIGH Current			150			150			150	$\mu\text{A}$
$I_{IL}$	Input LOW Current $\begin{matrix} \text{CLK} \\ \overline{\text{CLK}} \end{matrix}$	0.5 -150			0.5 -150			0.5 -150			$\mu\text{A}$

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

6. Input and output parameters vary 1:1 with  $V_{CC}$ .  $V_{EE}$  can vary + 0.125 V to -1.3 V.

7. All loading with 50  $\Omega$  to  $V_{EE}$ .

8. Do not use  $V_{BB}$  at  $V_{CC} < 3.0\text{ V}$ .

9.  $V_{IHCMR}$  min varies 1:1 with  $V_{EE}$ ,  $V_{IHCMR}$  max varies 1:1 with  $V_{CC}$ . The  $V_{IHCMR}$  range is referenced to the most positive side of the differential input signal.

## NECL DC CHARACTERISTICS $V_{CC} = 0\text{ V}$ , $V_{EE} = -2.375\text{ V}$ to $-3.8\text{ V}$ (Note 10)

Symbol	Characteristic	-40°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
$I_{EE}$	Power Supply Current	70	100	120	70	100	120	70	100	120	mA
$V_{OH}$	Output HIGH Voltage (Note 11)	-1145	-1020	-895	-1145	-1020	-895	-1145	-1020	-895	mV
$V_{OL}$	Output LOW Voltage (Note 11)	-1945	-1820	-1695	-1945	-1820	-1695	-1945	-1820	-1695	mV
$V_{IH}$	Input HIGH Voltage (Single-Ended)	-1165		-880	-1165		-880	-1165		-880	mV
$V_{IL}$	Input LOW Voltage (Single-Ended)	-1810		-1625	-1810		-1625	-1810		-1625	mV
$V_{BB}$	Output Reference Voltage (Note 12)	-1525	-1425	-1325	-1525	-1425	-1325	-1525	-1425	-1325	mV
$V_{IHCMR}$	Input HIGH Voltage Common Mode Range (Differential) (Note 13)	$V_{EE} + 1.2$		0.0	$V_{EE} + 1.2$		0.0	$V_{EE} + 1.2$		0.0	V
$I_{IH}$	Input HIGH Current			150			150			150	$\mu\text{A}$
$I_{IL}$	Input LOW Current $\begin{matrix} \text{CLK} \\ \overline{\text{CLK}} \end{matrix}$	0.5 -150			0.5 -150			0.5 -150			$\mu\text{A}$

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

10. Input and output parameters vary 1:1 with  $V_{CC}$ .

11. All loading with 50  $\Omega$  to  $V_{CC} - 2.0\text{ volts}$ .

12. Single ended input operation is limited  $V_{EE} \leq -3.0\text{V}$  in NECL mode.

13.  $V_{IHCMR}$  min varies 1:1 with  $V_{EE}$ ,  $V_{IHCMR}$  max varies 1:1 with  $V_{CC}$ . The  $V_{IHCMR}$  range is referenced to the most positive side of the differential input signal.

# MC100LVEP111

## HCSTL DC CHARACTERISTICS $V_{CC} = 2.375$ to $3.8$ V, $V_{EE} = 0$ V

Symbol	Characteristic	-40°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
$V_{IH}$	Input HIGH Voltage	1200			1200			1200			mV
$V_{IL}$	Input LOW Voltage			400			400			400	mV
$V_{IC}$	Input Crossover Voltage	680		900	680		900	680		900	mV
$I_{CC}$	Power Supply Current	70	100	120	70	100	120	70	100	120	mA

## AC CHARACTERISTICS $V_{CC} = 0$ V; $V_{EE} = -2.375$ to $-3.8$ V or $V_{CC} = 2.375$ to $3.8$ V; $V_{EE} = 0$ V (Note 14)

Symbol	Characteristic	-40°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
$f_{maxPECL/HSTL}$	Maximum Frequency (See Figure 3. $F_{max}/JITTER$ )		> 3			> 3			> 3		GHz
$t_{PLH}$ $t_{PHL}$	Propagation Delay (Differential)	325	400	475	350	430	500	440	510	590	ps
$t_{skew}$	Within-Device Skew (Note 15) Within-Device Skew @ 2.5 V (Note 15) Device-to-Device Skew (Note 16)		20 20 85	25 25 150		20 20 85	25 25 150		25 20 85	35 25 150	ps
$t_{JITTER}$	Cycle-to-Cycle Jitter (See Figure 3. $F_{max}/JITTER$ )		0.2	< 1		0.2	< 1		0.2	< 1	ps
$V_{PP}$	Minimum Input Swing	150	800	1200	150	800	1200	150	800	1200	mV
$t_r/t_f$	Output Rise/Fall Time (20%–80%)	105	200	255	125	200	275	150	230	320	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

14. Measured with 750 mV source, 50% duty cycle clock source. All loading with  $50\ \Omega$  to  $V_{CC}-2$  V.

15. Skew is measured between outputs under identical transitions and conditions on any one device.

16. Device-to-Device skew for identical transitions at identical  $V_{CC}$  levels.





Figure 3.  $F_{max}/Jitter$

## MC100LVEP111



**Figure 4. Typical Termination for Output Driver and Device Evaluation**  
(Refer to Application Note AND8020 – Termination of ECL Logic Devices.)

### Resource Reference of Application Notes


- |                |   |
|----------------|---|
| <b>AN1404</b>  | – ECLinPS Circuit Performance at Non-Standard $V_{IH}$ Levels |
| <b>AN1406</b>  | – Designing with PECL (ECL at +5.0 V)                         |
| <b>AN1568</b>  | – Interfacing Between LVDS and ECL                            |
| <b>AN1650</b>  | – Using Wire-OR Ties in ECLinPS Designs                       |
| <b>AN1672</b>  | – The ECL Translator Guide                                    |
| <b>AND8001</b> | – Odd Number Counters Design                                  |
| <b>AND8002</b> | – Marking and Date Codes                                      |
| <b>AND8009</b> | – ECLinPS Plus Spice I/O Model Kit                            |
| <b>AND8020</b> | – Termination of ECL Logic Devices                            |
| <b>AND8066</b> | – Interfacing with ECLinPS                                    |
| <b>AND8090</b> | – AC Characteristics of ECL Devices                           |

For an updated list of Application Notes, please see our website at <http://onsemi.com>.

# MC100LVEP111

## PACKAGE DIMENSIONS

LQFP  
FA SUFFIX  
32-LEAD PLASTIC PACKAGE  
CASE 873A-02  
ISSUE A



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	7.000 BSC		0.276 BSC	
A1	3.500 BSC		0.138 BSC	
B	7.000 BSC		0.276 BSC	
B1	3.500 BSC		0.138 BSC	
C	1.400	1.600	0.055	0.063
D	0.300	0.450	0.012	0.018
E	1.350	1.450	0.053	0.057
F	0.300	0.400	0.012	0.016
G	0.800 BSC		0.031 BSC	
H	0.050	0.150	0.002	0.006
J	0.090	0.200	0.004	0.008
K	0.500	0.700	0.020	0.028
M	12° REF		12° REF	
N	0.090	0.160	0.004	0.006
P	0.400 BSC		0.016 BSC	
Q	1°	5°	1°	5°
R	0.150	0.250	0.006	0.010
S	9.000 BSC		0.354 BSC	
S1	4.500 BSC		0.177 BSC	
V	9.000 BSC		0.354 BSC	
V1	4.500 BSC		0.177 BSC	
W	0.200 REF		0.008 REF	
X	1.000 REF		0.039 REF	

# MC100LVEP111

**ON Semiconductor** and  are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor  
P.O. Box 5163, Denver, Colorado 80217 USA

**Phone:** 303-675-2175 or 800-344-3860 Toll Free USA/Canada

**Fax:** 303-675-2176 or 800-344-3867 Toll Free USA/Canada

**Email:** [orderlit@onsemi.com](mailto:orderlit@onsemi.com)

**N. American Technical Support:** 800-282-9855 Toll Free  
USA/Canada

**Japan:** ON Semiconductor, Japan Customer Focus Center

2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051

**Phone:** 81-3-5773-3850

**ON Semiconductor Website:** <http://onsemi.com>

**Order Literature:** <http://www.onsemi.com/litorder>

For additional information, please contact your  
local Sales Representative.

**MC100LVEP111/D**