

MC100LVEL56

3.3V ECL Dual Differential 2:1 Multiplexer

The MC100LVEL56 is a dual, fully differential 2:1 multiplexer. The differential data path makes the device ideal for multiplexing low skew clock or other skew sensitive signals.

The device features both individual and common select inputs to address both data path and random logic applications.

The differential inputs have special circuitry which ensures device stability under open input conditions. When both differential inputs are left open the D input will pull down to V_{EE} , The \bar{D} input will bias around $V_{CC}/2$ forcing the Q output LOW.


The V_{BB} pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to V_{BB} as a switching reference voltage. V_{BB} may also rebias AC coupled inputs. When used, decouple V_{BB} and V_{CC} via a 0.01 μ F capacitor and limit current sourcing or sinking to 0.5 mA. When not used, V_{BB} should be left open.

- 440 ps Typical Propagation Delays
- Separate and Common Select
- The 100 Series Contains Temperature Compensation
- PECL Mode Operating Range: $V_{CC} = 3.0$ V to 3.8 V with $V_{EE} = 0$ V
- NECL Mode Operating Range: $V_{CC} = 0$ V with $V_{EE} = -3.0$ V to -3.8 V
- Internal Input Pulldown Resistors on D(s), SEL(s), and COM_SEL
- Q Output will Default LOW with Inputs Open or at V_{EE}




ON Semiconductor®

<http://onsemi.com>



SO-20L
DW SUFFIX
CASE 751D

MARKING* DIAGRAM



A = Assembly Location
WL = Wafer Lot
YY = Year
WW = Work Week


*For additional marking information, refer to Application Note AND8002/D.

ORDERING INFORMATION

Device	Package	Shipping†
MC100LVEL56DW	SO-20L	38 Units/Rail
MC100LVEL56DWR2	SO-20L	1000 Tape & Reel

†For additional tape and reel information, refer to Brochure BRD8011/D.

MC100LVEL56



Warning: All V_{CC} and V_{EE} pins must be externally connected to Power Supply to guarantee proper operation.

Figure 1. 20-Lead Package (Top View) and Logic Diagram

PIN DESCRIPTION

PIN	FUNCTION
D0a* - D1a*	ECL Input Data a
D0a* - D1a*	ECL Input Data a Invert
D0b* - D1b*	ECL Input Data b
D0b* - D1b*	ECL Input Data b Invert
SEL0* - SEL1*	ECL Indiv. Select Input
COM_SEL*	ECL Common Select Input
V_{BB0} , V_{BB1}	Output Reference Voltage
Q0 - Q1	ECL True Outputs
Q0 - Q1	ECL Inverted Outputs
V_{CC}	Positive Supply
V_{EE}	Negative Supply

* Pins will default LOW when left open.

TRUTH TABLE

SEL0	SEL1	COM_SEL	Q0, Q0	Q1, Q1
X	X	H	a	a
L	L	L	b	b
L	H	L	b	a
H	H	L	a	a
H	L	L	a	b

ATTRIBUTES

Characteristics	Value
Internal Input Pulldown Resistor	75 K Ω
Internal Input Pullup Resistor	N/A
ESD Protection	Human Body Model Machine Model Charged Device Model
	> 2 kV > 200 V > 4 kV
Moisture Sensitivity, Indefinite Time Out of Drypack (Note 1)	Level 1
Flammability Rating Oxygen Index	UL 94 V-0 @ 0.125 in 28 to 34
Transistor Count	147
Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test	

1. For additional information, see Application Note AND8003/D.

MC100LVEL56

MAXIMUM RATINGS (Note 2)

Symbol	Parameter	Condition 1	Condition 2	Rating	Units
V _{CC}	PECL Mode Power Supply	V _{EE} = 0 V		8 to 0	V
V _{EE}	NECL Mode Power Supply	V _{CC} = 0 V		-8 to 0	V
V _I	PECL Mode Input Voltage NECL Mode Input Voltage	V _{EE} = 0 V V _{CC} = 0 V	V _I ≤ V _{CC} V _I ≥ V _{EE}	6 to 0 -6 to 0	V V
I _{out}	Output Current	Continuous Surge		50 100	mA mA
I _{BB}	V _{BB} Sink/Source			± 0.5	mA
T _A	Operating Temperature Range			-40 to +85	°C
T _{stg}	Storage Temperature Range			-65 to +150	°C
θ _{JA}	Thermal Resistance (Junction-to-Ambient)	0 LFPM 500 LFPM	SO-20L SO-20L	90 60	°C/W °C/W
θ _{JC}	Thermal Resistance (Junction-to-Case)	Standard Board	SO-20L	30 to 35	°C/W
T _{sol}	Wave Solder	< 2 to 3 sec @ 248°C		265	°C

2. Maximum Ratings are those values beyond which device damage may occur.

LVPECL DC CHARACTERISTICS V_{CC} = 3.3 V; V_{EE} = 0.0 V (Note 3)

Symbol	Characteristic	-40 °C			25 °C			85 °C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
I _{EE}	Power Supply Current		20	24		20	24		20	24	mA
V _{OH}	Output HIGH Voltage (Note 4)	2215	2295	2420	2275	2345	2420	2275	2345	2420	mV
V _{OL}	Output LOW Voltage (Note 4)	1470	1605	1745	1490	1595	1680	1490	1595	1680	mV
V _{IH}	Input HIGH Voltage (Single-Ended)	2135		2420	2135		2420	2135		2420	mV
V _{IL}	Input LOW Voltage (Single-Ended)	1490		1825	1490		1825	1490		1825	mV
V _{BB}	Output Voltage Reference	1.92		2.04	1.92		2.04	1.92		2.04	V
V _{IHCMR}	Input HIGH Voltage Common Mode Range (Differential) (Note 5) V _{pp} < 500 mV V _{pp} ≥ 500 mV	1.3 1.5		2.9 2.9	1.2 1.4		2.9 2.9	1.2 1.4		2.9 2.9	V V
I _{IH}	Input HIGH Current			150			150			150	μA
I _{IL}	Input LOW Current	Dn Dn -600	0.5 -600		0.5 -600			0.5 -600			μA μA

NOTE: Devices are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.

3. Input and output parameters vary 1:1 with V_{CC}. V_{EE} can vary ±0.3 V.

4. Outputs are terminated through a 50 Ω resistor to V_{CC} - 2 V.

5. V_{IHCMR} min varies 1:1 with V_{EE}, max varies 1:1 with V_{CC}. The V_{IHCMR} range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between V_{PP}(min) and 1 V.

MC100LEVEL56

LVNECL DC CHARACTERISTICS $V_{CC} = 0.0\text{ V}$; $V_{EE} = -3.3\text{ V}$ (Note 6) 00

Symbol	Characteristic	-40 °C			25 °C			85 °C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
I_{EE}	Power Supply Current		20	24		20	24		20	24	mA
V_{OH}	Output HIGH Voltage (Note 7)	- 1085	- 1005	- 880	- 1025	- 955	- 880	- 1025	- 955	- 880	mV
V_{OL}	Output LOW Voltage (Note 7)	- 1830	- 1695	- 1555	- 1810	- 1705	- 1620	- 1810	- 1705	- 1620	mV
V_{IH}	Input HIGH Voltage (Single- Ended)	- 1165		- 880	- 1165		- 880	- 1165		- 880	mV
V_{IL}	Input LOW Voltage (Single- Ended)	- 1810		- 1475	- 1810		- 1475	- 1810		- 1475	mV
V_{BB}	Output Voltage Reference	- 1.38		- 1.26	- 1.38		- 1.26	- 1.38		- 1.26	V
V_{IHCMR}	Input HIGH Voltage Common Mode Range (Differential) (Note 8) $V_{pp} < 500\text{ mV}$ $V_{pp} \geq 500\text{ mV}$	- 2.0		- 0.4	- 2.1		- 0.4	- 2.1		- 0.4	V
		- 1.8		- 0.4	- 1.9		- 0.4	- 1.9		- 0.4	V
I_{IH}	Input HIGH Current			150			150			150	μA
I_{IL}	Input LOW Current	D_n 0.5			0.5			0.5			μA
		$\overline{D_n}$ - 600			- 600			- 600			μA

NOTE: Devices are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfm is maintained.

6. Input and output parameters vary 1:1 with V_{CC} . V_{EE} can vary $\pm 0.3\text{ V}$.

7. Outputs are terminated through a $50\ \Omega$ resistor to $V_{CC} - 2\text{ volts}$.

8. V_{IHCMR} min varies 1:1 with V_{EE} , max varies 1:1 with V_{CC} . The V_{IHCMR} range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between V_{ppmin} and 1 V.

AC CHARACTERISTICS $V_{CC} = 3.3\text{ V}$; $V_{EE} = 0.0\text{ V}$ or $V_{CC} = 0.0\text{ V}$; $V_{EE} = -3.3\text{ V}$ (Note 9)

Symbol	Characteristic	-40 °C			25 °C			85 °C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
f_{max}	Maximum Toggle Frequency (See Figure 2, $F_{max/JITTER}$)					1					GHz
t_{PLH} t_{PHL}	Propagation Delay to Output D (Differential) D (SE) SEL COMSEL	340 290 430 430		540 590 730 730	360 310 440 440	440	560 610 740 740	380 330 450 450		580 630 750 750	ps
t_{SKEW}	Within-Device Skew (Note 10)		40	80		40	80		40	80	ps
t_{SKEW}	Duty Cycle Skew (Note 11)			100			100			100	ps
t_{JITTER}	Random Clock Jitter (RMS)					1.5					ps
V_{PP}	Input Swing (Note 12)	150		1000	150		1000	150		1000	mV
t_r t_f	Output Rise/Fall Times Q (20% - 80%)	200		540	200		540	200		540	ps

9. V_{EE} can vary $\pm 0.3\text{ V}$.

10. Within-device skew is defined as identical transitions on similar paths through a device.

11. Duty cycle skew is defined only for differential operation when the delays are measured from the cross point of the inputs to the cross point of the outputs.

12. $V_{PP(min)}$ is minimum input swing for which AC parameters are guaranteed.

MC100LVEL56




Figure 2. F_{\max}/Jitter




Figure 3. Typical Termination for Output Driver and Device Evaluation
(See Application Note AND8020 - Termination of ECL Logic Devices.)

Resource Reference of Application Notes

- AN1404** - ECLinPS Circuit Performance at Non-Standard V_{IH} Levels
- AN1405** - ECL Clock Distribution Techniques
- AN1406** - Designing with PECL (ECL at +5.0 V)
- AN1503** - ECLinPS I/O SPICE Modeling Kit
- AN1504** - Metastability and the ECLinPS Family
- AN1560** - Low Voltage ECLinPS SPICE Modeling Kit
- AN1568** - Interfacing Between LVDS and ECL
- AN1596** - ECLinPS Lite Translator ELT Family SPICE I/O Model Kit
- AN1650** - Using Wire-OR Ties in ECLinPS Designs
- AN1672** - The ECL Translator Guide
- AND8001** - Odd Number Counters Design
- AND8002** - Marking and Date Codes
- AND8020** - Termination of ECL Logic Devices
- AND8090** - AC Characteristics of ECL Devices

