3.3V ECL +2 Divider

The MC100LVEL32 is an integrated ÷2 divider. The LVEL32 is functionally identical to the EL32, but operates from a 3.3 V supply.

The reset pin is asynchronous and is asserted on the rising edge. Upon power-up, the internal flip-flop will attain a random state; the reset allows for the synchronization of multiple LVEL32's in a system.

The V_{BB} pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to V_{BB} as a switching reference voltage. V_{BB} may also rebias AC coupled inputs. When used, decouple V_{BB} and V_{CC} via a 0.01 μF capacitor and limit current sourcing or sinking to 0.5 mA. When not used, V_{BB} should be left open.

- 510 ps Propagation Delay
- 2.6 GHz Typical Maximum Frequency
- ESD Protection: Human Body Model; >4 KV, Machine Model; >200 V
- The 100 Series Contains Temperature Compensation
- PECL Mode Operating Range: V_{CC} = 3.0 V to 3.8 V with V_{EE} = 0 V
- NECL Mode Operating Range: V_{CC} = 0 V with V_{EE} = -3.0 V to -3.8 V
- Internal Input Pulldown Resistors
- Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
- Moisture Sensitivity Level 1 For Additional Information, see Application Note AND8003/D
- Flammability Rating: UL 94 V-0 @ 0.125 in, Oxygen Index: 28 to 34
- Transistor Count = 111 devices



ON Semiconductor®

http://onsemi.com

MARKING DIAGRAMS*



SOIC-8 D SUFFIX CASE 751





TSSOP-8 DT SUFFIX CASE 948R



A = Assembly Location

= Wafer Lot

Y = Year

W = Work Week

ORDERING INFORMATION

| Device | Package | Shipping [†] |
|-----------------|---------|-----------------------|
| MC100LVEL32D | SO-8 | 98 Units / Rail |
| MC100LVEL32DR2 | SO-8 | 2500 / Reel |
| MC100LVEL32DT | TSSOP-8 | 98 Units / Rail |
| MC100LVEL32DTR2 | TSSOP-8 | 2500 / Reel |

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{*}For additional information, see Application Note AND8002/D




Figure 1. LOGIC DIAGRAM AND PINOUT ASSIGNMENT

PIN DESCRIPTION

| PIN | FUNCTION |
|---|--|
| CLK*, CLK** Q, Q Reset V _{BB} V _{CC} V _{EE} | ECL Differential Clock Inputs ECL Differential Data ÷2 Outputs ECL Asynch Reset Reference Voltage Output Positive Supply Negative Supply |

^{*}Pin will default low when left open, per internal 75 K pull-

MAXIMUM RATINGS

| Symbol | Parameter | Condition 1 | Condition 2 | Rating | Units |
|-------------------|--|--|--|-------------------|----------|
| V _{CC} | PECL Mode Power Supply | V _{EE} = 0 V | | 8 to 0 | V |
| V _{EE} | NECL Mode Power Supply | V _{CC} = 0 V | | -8 to 0 | V |
| VI | PECL Mode Input Voltage NECL Mode Input Voltage | V _{EE} = 0 V V _{CC} = 0 V | $\begin{array}{c} V_{I} \leq V_{CC} \\ V_{I} \geq V_{EE} \end{array}$ | 6 to 0 -6 to 0 | V V |
| VI | PECL Mode Input Voltage NECL Mode Input Voltage | V _{EE} = 0 V V _{CC} = 0 V | $\begin{aligned} & V_{I} \leq V_{CC} \\ & V_{I} \geq V_{EE} \end{aligned}$ | 6 to 0 -6 to 0 | V V |
| I _{out} | Output Current | Continuous Surge | | 50 100 | mA mA |
| I _{BB} | V _{BB} Sink/Source | | | ± 0.5 | mA |
| T _A | Operating Temperature Range | | | -40 to +85 | °C |
| T _{stg} | Storage Temperature Range | | | -65 to +150 | °C |
| θ_{JA} | Thermal Resistance (Junction-to-Ambient) | 0 LFPM 500 LFPM | 8 SOIC 8 SOIC | 190 130 | °C/W |
| $\theta_{\sf JC}$ | Thermal Resistance (Junction-to-Case) | Standard Board | 8 SOIC | 41 to 44 ± 5% | °C/W |
| θ_{JA} | Thermal Resistance (Junction-to-Ambient) | 0 LFPM 500 LFPM | 8 TSSOP 8 TSSOP | 185 140 | °C/W |
| $\theta_{\sf JC}$ | Thermal Resistance (Junction-to-Case) | Standard Board | 8 TSSOP | 41 to 44 ± 5% | °C/W |
| T _{sol} | Wave Solder | <2 to 3 sec @ 248°C | | 265 | °C |

Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If stress limits are exceeded device functional operation is not implied, damage may occur and reliability may be affected. Functional operation should be restricted to the Recommended Operating Conditions.

down to V $_{EE}$. ** Pin will default to V $_{CC}$ /2 when left open per internal 75 K Ω pull–down to V $_{EE}$ and 75 K Ω pull–up to V $_{CC}$.

LVPECL DC CHARACTERISTICS V_{CC}= 3.3 V; V_{EE}= 0.0 V (Note 1)

| | | | -40°C | | | 25°C | | | 85°C | | |
|--------------------|--|-------------|-------|------------|-------------|------|------------|-------------|------|------------|----------|
| Symbol | Characteristic | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| I _{EE} | Power Supply Current | | 29 | 35 | | 29 | 35 | | 31 | 36 | mA |
| V _{OH} | Output HIGH Voltage (Note 2) | 2215 | 2295 | 2420 | 2275 | 2345 | 2420 | 2275 | 2345 | 2420 | mV |
| V _{OL} | Output LOW Voltage (Note 2) | 1470 | 1605 | 1745 | 1490 | 1595 | 1680 | 1490 | 1595 | 1680 | mV |
| V _{IH} | Input HIGH Voltage (Single–Ended) | 2135 | | 2420 | 2135 | | 2420 | 2135 | | 2420 | mV |
| V _{IL} | Input LOW Voltage (Single-Ended) | 1490 | | 1825 | 1490 | | 1825 | 1490 | | 1825 | mV |
| V_{BB} | Output Voltage Reference | 1.92 | | 2.04 | 1.92 | | 2.04 | 1.92 | | 2.04 | V |
| V _{IHCMR} | Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 6) $V_{PP} < 500 \text{ mV}$ $V_{PP} \geqq 500 \text{ mV}$ | 1.2 1.4 | | 3.1 3.1 | 1.1 1.3 | | 3.1 3.1 | 1.1 1.3 | | 3.1 3.1 | V V |
| I _{IH} | Input HIGH Current | | | 150 | | | 150 | | | 150 | μΑ |
| I _{IL} | Input LOW Current CLK | 0.5 -600 | | | 0.5 -600 | | | 0.5 -600 | | | μΑ μΑ |

NOTE: Devices are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.

- 1. Input and output parameters vary 1:1 with V_{CC}. V_{EE} can vary ± 0.3 V. 2. Outputs are terminated through a 50 ohm resistor to V_{CC}-2 volts.
- 3. V_{IHCMR} min varies 1:1 with V_{EE}, max varies 1:1 with V_{CC}. The V_{IHCMR} range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between Vppmin and 1 V.

LVNECL DC CHARACTERISTICS V_{CC}= 0.0 V; V_{EE}= -3.3 V (Note 4)

| | | | -40°C | | | 25°C | | | 85°C | | |
|-----------------|--|--------------|-------|--------------|--------------|-------|--------------|--------------|-------|--------------|----------|
| Symbol | Characteristic | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| I _{EE} | Power Supply Current | | 29 | 35 | | 29 | 35 | | 31 | 36 | mA |
| V _{OH} | Output HIGH Voltage (Note 5) | -1085 | -1005 | -880 | -1025 | -955 | -880 | -1025 | -955 | -880 | mV |
| V _{OL} | Output LOW Voltage (Note 5) | -1830 | -1695 | -1555 | -1810 | -1705 | -1620 | -1810 | -1705 | -1620 | mV |
| V _{IH} | Input HIGH Voltage (Single-Ended) | -1165 | | -880 | -1165 | | -880 | -1165 | | -880 | mV |
| V _{IL} | Input LOW Voltage (Single–Ended) | -1810 | | -1475 | -1810 | | -1475 | -1810 | | -1475 | mV |
| V_{BB} | Output Voltage Reference | -1.38 | | -1.26 | -1.38 | | -1.26 | -1.38 | | -1.26 | V |
| VIHCMR | Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 6) V _{PP} < 500 mV V _{PP} ≥ 500 mV | -2.1 -1.9 | | -0.2 -0.2 | -2.1 -1.9 | | -0.2 -0.2 | -2.1 -1.9 | | -0.2 -0.2 | V V |
| I _{IH} | Input HIGH Current | | | 150 | | | 150 | | | 150 | μΑ |
| I _{IL} | Input LOW Current CLK CLK | 0.5 -600 | | | 0.5 -600 | | | 0.5 -600 | | | μΑ μΑ |

NOTE: Devices are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.

- Input and output parameters vary 1:1 with V_{CC}. V_{EE} can vary ±0.3 V.
 Outputs are terminated through a 50 ohm resistor to V_{CC}-2 volts.
 V_{IHCMR} min varies 1:1 with V_{EE}, max varies 1:1 with V_{CC}. The V_{IHCMR} range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between V_{PP}min and 1 V.

AC CHARACTERISTICS V_{CC} = 3.3 V; V_{EE} = 0.0 V or V_{CC} = 0.0 V; V_{EE} = -3.3 V (Note 7)

| | | | -40°C | | | 25°C | | | 85°C | | |
|--------------------------------------|--|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------|
| Symbol | Characteristic | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| f _{max} | Maximum Toggle Frequency | 2.2 | 2.5 | | 2.4 | 2.6 | | 2.6 | 2.8 | | GHz |
| t _{PLH} t _{PHL} | Propagation Delay CLK to Q (Diff CLK to Q (S.E. Reset to C |) 300 | 500 500 555 | 530 580 640 | 370 320 450 | 510 510 540 | 550 600 650 | 410 360 480 | 540 540 580 | 590 640 680 | ps |
| t _{RR} | Reset Recovery | 175 | 50 | | 175 | 50 | | 175 | 50 | | ps |
| t _{PW} | Minimum Pulse Width Reset | 500 | 300 | | 500 | 300 | | 500 | 300 | | ps |
| t _{JITTER} | Random Clock Jitter (RMS) | | 2.0 | | | 2.0 | | | 2.0 | | ps |
| V _{PP} | Input Swing (Differential Swing) (Note 8) | 150 | | 1000 | 150 | | 1000 | 150 | | 1000 | mV |
| t _r t _f | Output Rise/Fall Times Q (20% – 80%) | 120 | 225 | 320 | 120 | 225 | 320 | 120 | 225 | 320 | ps |




Figure 1. Timing Diagram




Figure 2. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020 - Termination of ECL Logic Devices.)

V_{EE} can vary ±0.3 V.
 V_{PP}(min) is input swing measured single–ended on each input in differential configuration.

Resource Reference of Application Notes

AN1404 - ECLinPS Circuit Performance at Non–Standard V_{IH} Levels

AN1405 – ECL Clock Distribution Techniques

AN1406 – Designing with PECL (ECL at +5.0 V)

AN1503 – ECLinPS I/O SPICE Modeling Kit

AN1504 – Metastability and the ECLinPS Family

AN1560 – Low Voltage ECLinPS SPICE Modeling Kit

AN1568 - Interfacing Between LVDS and ECL

AN1596 - ECLinPS Lite Translator ELT Family SPICE I/O Model Kit

AN1650 - Using Wire-OR Ties in ECLinPS Designs

AN1672 - The ECL Translator Guide


AND8001 - Odd Number Counters Design

AND8002 - Marking and Date Codes

AND8020 - Termination of ECL Logic Devices

PACKAGE DIMENSIONS


SOIC-8 **D SUFFIX** PLASTIC PACKAGE CASE 751-07



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI
- DIMENSIONING AND TOLEHANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
 MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- SIDE.
- SIDE.
 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 6. 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

| | MILLIN | IETERS | INC | HES | |
|-----|--------|--------|-----------|-------|--|
| DIM | MIN | MAX | MIN | MAX | |
| Α | 4.80 | 5.00 | 0.189 | 0.197 | |
| В | 3.80 | 4.00 | 0.150 | 0.157 | |
| C | 1.35 | 1.75 | 0.053 | 0.069 | |
| D | 0.33 | 0.51 | 0.013 | 0.020 | |
| G | 1.27 | 7 BSC | 0.050 BSC | | |
| Н | 0.10 | 0.25 | 0.004 | 0.010 | |
| J | 0.19 | 0.25 | 0.007 | 0.010 | |
| K | 0.40 | 1.27 | 0.016 | 0.050 | |
| M | 0 ° | 8 ° | 0 ° | 8 ° | |
| N | 0.25 | 0.50 | 0.010 | 0.020 | |
| S | 5.80 | 6.20 | 0.228 | 0.244 | |


SOLDERING FOOTPRINT





SOIC-8

TSSOP-8 **DT SUFFIX**

PLASTIC TSSOP PACKAGE CASE 948R-02







NOTES:

- OTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: MILLIMETER.

 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.

 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.

 5. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.

 6. DIMENSION A AND B ARE TO BE
- DIMENSION A AND B ARE TO BE
 DETERMINED AT DATUM PLANE -W-.

| | MILLIN | IETERS | INC | HES | | |
|-----|--------|--------|-----------|-------|--|--|
| DIM | MIN | MAX | MIN | MAX | | |
| Α | 2.90 | 3.10 | 0.114 | 0.122 | | |
| В | 2.90 | 3.10 | 0.114 | 0.122 | | |
| С | 0.80 | 1.10 | 0.031 | 0.043 | | |
| D | 0.05 | 0.15 | 0.002 | 0.006 | | |
| F | 0.40 | 0.70 | 0.016 | 0.028 | | |
| G | 0.65 | BSC | 0.026 | BSC | | |
| K | 0.25 | 0.40 | 0.010 | 0.016 | | |
| L | 4.90 | BSC | 0.193 BSC | | | |
| М | 0 ° | 6° | 0 ° | 6° | | |

SENSEFET is a trademark of Semiconductor Components Industries, LLC.

ON Semiconductor and was are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.