3.3V ECL 16:1 Multiplexer

The MC100LVE164 is a 16:1 multiplexer with a differential output. The select inputs (SEL0, 1, 2, 3) control which one of the sixteen data inputs (A0-A15) is propragated to the output. The device is functionally equivalent to the MC100E164 except it operates from a 3.3 V supply. The device is packaged in the 32-lead LQFP. The LQFP has a 7x7 mm body with a 0.8 mm lead pitch.


Special attention to the design layout results in a typical skew between the 16 inputs of only 50 ps.

- 850 ps Data Input to Output
- Differential Output
- ESD Protection: >2 KV HBM, >200 V MM
- The 100 Series Contains Temperature Compensation
- PECL Mode Operating Range: V_{CC}= 3.0 V to 3.8 V with V_{EE}= 0 V
- NECL Mode Operating Range: V_{CC}= 0 V with V_{EE}= -3.0 V to -3.8 V
- Internal Input Pulldown Resistors
- Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
- Moisture Sensitivity Level 2
 For Additional Information, see Application Note AND8003/D
- Flammability Rating: UL-94 code V-0 @ 1/8", Oxygen Index 28 to 34
- Transistor Count = 307 devices



ON Semiconductor®

http://onsemi.com



A = Assembly Location

WL = Wafer Lot

YY = Year


WW = Work Week


*For additional information, see Application Note AND8002/D

ORDERING INFORMATION

| Device | Package | Shipping |
|-----------------|---------|------------------|
| MC100LVE164FA | LQFP | 250 Units/Tray |
| MC100LVE164FAR2 | LQFP | 2000 Tape & Reel |

LOGIC DIAGRAM AND PINOUT ASSIGNMENT





Warning: All V_{CC} and V_{EE} pins must be externally connected to Power Supply to guarantee proper operation.

PIN DESCRIPTION

| PIN | FUNCTION |
|-----------------|--------------------------|
| $A_0 - A_{15}$ | ECL Data Inputs |
| SEL[0:3] | ECL Select Inputs |
| Q, Q | ECL Differential Outputs |
| V _{CC} | Positive Supply |
| V _{EE} | Negative Supply |
| NC | No Connect |

FUNCTION TABLE

| SEL3 | SEL2 | SEL1 | SEL0 | Data |
|------|------|------|------|------|
| L | L | L | L | Α0 |
| L | L | L | Н | A1 |
| L | L | Н | L | A2 |
| L | L | Н | Н | A3 |
| L | Н | L | L | A4 |
| L | Н | L | Н | A5 |
| L | Н | Н | L | A6 |
| L | Н | Н | Н | A7 |
| Н | L | L | L | A8 |
| Н | L | L | Н | A9 |
| Н | L | Н | L | A10 |
| Н | L | Н | Н | A11 |
| Н | Н | L | L | A12 |
| Н | Н | L | Н | A13 |
| Н | Н | Н | L | A14 |
| Н | Н | Н | Н | A15 |

MAXIMUM RATINGS (Note 1)

| Symbol | Parameter | Condition 1 | Condition 2 | Rating | Units |
|-------------------|--|--|--|-------------------|----------|
| V _{CC} | PECL Mode Power Supply | V _{EE} = 0 V | | 8 to 0 | V |
| V _{EE} | NECL Mode Power Supply | V _{CC} = 0 V | | -8 to 0 | V |
| Vi | PECL Mode Input Voltage NECL Mode Input Voltage | V _{EE} = 0 V V _{CC} = 0 V | $\begin{aligned} & V_{I} \leq V_{CC} \\ & V_{I} \geq V_{EE} \end{aligned}$ | 6 to 0 -6 to 0 | V V |
| I _{out} | Output Current | Continuous Surge | | 50 100 | mA mA |
| TA | Operating Temperature Range | | | -40 to +85 | °C |
| T _{stg} | Storage Temperature Range | | | -65 to +150 | °C |
| θ_{JA} | Thermal Resistance (Junction to Ambient) | 0 LFPM 500 LFPM | 32 LQFP 32 LQFP | 80 55 | °C/W |
| $\theta_{\sf JC}$ | Thermal Resistance (Junction to Case) | std bd | 32 LQFP | 12 to 17 | °C/W |
| T _{sol} | Wave Solder | <2 to 3 sec @ 248°C | | 265 | °C |

^{1.} Maximum Ratings are those values beyond which device damage may occur.

LVPECL DC CHARACTERISTICS V_{CC} = 3.3 V; V_{EE} = 0.0 V (Note 2)

| | | -40°C | | 25°C | | | 85°C | | | | |
|-----------------|-----------------------------------|-------|------|------|------|------|------|------|------|------|------|
| Symbol | Characteristic | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| I _{EE} | Power Supply Current | | 34 | 45 | | 34 | 45 | | 37 | 45 | mA |
| V _{OH} | Output HIGH Voltage (Note 3) | 2215 | 2295 | 2420 | 2275 | 2345 | 2420 | 2275 | 2345 | 2420 | mV |
| V _{OL} | Output LOW Voltage (Note 3) | 1470 | 1605 | 1745 | 1490 | 1595 | 1680 | 1490 | 1595 | 1680 | mV |
| V_{IH} | Input HIGH Voltage (Single Ended) | 2135 | | 2420 | 2135 | | 2420 | 2135 | | 2420 | mV |
| V _{IL} | Input LOW Voltage (Single Ended) | 1490 | | 1825 | 1490 | | 1825 | 1490 | | 1825 | mV |
| I _{IH} | Input HIGH Current | | | 150 | | | 150 | | | 150 | μΑ |
| I _{IL} | Input LOW Current | 0.5 | | | 0.5 | | | 0.5 | | | μΑ |

NOTE: Devices are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.

LVNECL DC CHARACTERISTICS V_{CC} = 0.0 V; V_{EE} = -3.3 V (Note 4)

| | | -40°C | | | 25°C | | | 85°C | | | |
|-----------------|-----------------------------------|-------|-------|-------|-------|-------|-------|-------|-------|-------|------|
| Symbol | Characteristic | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| I _{EE} | Power Supply Current | | 34 | 45 | | 34 | 45 | | 37 | 45 | mA |
| V _{OH} | Output HIGH Voltage (Note 5) | -1085 | -1005 | -880 | -1025 | -955 | -880 | -1025 | -955 | -880 | mV |
| V _{OL} | Output LOW Voltage (Note 5) | -1830 | -1695 | -1555 | -1810 | -1705 | -1620 | -1810 | -1705 | -1620 | mV |
| V_{IH} | Input HIGH Voltage (Single Ended) | -1165 | | -880 | -1165 | | -880 | -1165 | | -880 | mV |
| V _{IL} | Input LOW Voltage (Single Ended) | -1810 | | -1475 | -1810 | | -1475 | -1810 | | -1475 | mV |
| I _{IH} | Input HIGH Current | | | 150 | | | 150 | | | 150 | μΑ |
| I _{IL} | Input LOW Current | 0.5 | | | 0.5 | | | 0.5 | | | μΑ |

NOTE: Devices are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. 4. Input and output parameters vary 1:1 with V_{CC} . V_{EE} can vary ± 0.3 V.

^{2.} Input and output parameters vary 1:1 with V_{CC}. \dot{V}_{EE} can vary ± 0.3 V.

^{3.} Outputs are terminated through a 50 ohm resistor to V_{CC}-2 volts.

^{5.} Outputs are terminated through a 50 ohm resistor to V_{CC}-2 volts.

AC CHARACTERISTICS V_{CC} = 3.3 V; V_{EE} = 0.0 V or V_{CC} = 0.0 V; V_{EE} = -3.3 V (Note 6)

| | | | | –40°C | | | 25°C | | | 85°C | | |
|--------------------------------------|--------------------------------|---|---------------------------------|---------------------------------|---------------------------------|---------------------------------|---------------------------------|---------------------------------|---------------------------------|---------------------------------|---------------------------------|------|
| Symbol | Characteristic | | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| f _{max} | Maximum Toggle Frequency | | | TBD | | | TBD | | | TBD | | GHz |
| t _{PLH} t _{PHL} | Propagation Delay to Output | A Input SEL0 SEL1 SEL2 SEL3 | 350 500 400 400 400 | 600 700 675 675 550 | 850 900 900 900 700 | 350 500 400 400 400 | 600 700 675 675 550 | 850 900 900 900 700 | 350 500 400 400 400 | 600 700 675 675 550 | 850 900 900 900 700 | ps |
| t _{SKEW} | Within Device Skew (Note 7) | | | 75 | | | 50 | | | 50 | | ps |
| t _{JITTER} | Cycle-to-Cycle Jitter | | | TBD | | | TBD | | | TBD | | ps |
| t _r t _f | Rise/Fall Times (20% – 80%) | | 275 | 400 | 550 | 275 | 400 | 550 | 275 | 400 | 550 | ps |

^{6.} VEE can vary ±0.3 V.

^{7.} Within Device skew is defined as the difference in the A to Q delay between the 16 different A inputs.




Figure 1. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020 – Termination of ECL Logic Devices.)

Resource Reference of Application Notes

AN1404 – ECLinPS Circuit Performance at Non–Standard V_{IH} Levels

AN1405 – ECL Clock Distribution Techniques

AN1406 – Designing with PECL (ECL at +5.0 V)

AN1503 - ECLinPS I/O SPICE Modeling Kit

AN1504 – Metastability and the ECLinPS Family

AN1560 – Low Voltage ECLinPS SPICE Modeling Kit

AN1568 – Interfacing Between LVDS and ECL

AN1596 - ECLinPS Lite Translator ELT Family SPICE I/O Model Kit

AN1650 – Using Wire–OR Ties in ECLinPS Designs


AN1672 – The ECL Translator Guide

AND8001 - Odd Number Counters Design

AND8002 — Marking and Date Codes

AND8020 - Termination of ECL Logic Devices

PACKAGE DIMENSIONS



- DETERMINED AT DATUM PLANE -AB-.

 7. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION SHALL NOT CAUSE THE D DIMENSION TO EXCEED 0.520 (0.020).

 8. MINIMUM SOLDER PLATE THICKNESS SHALL
- MINIMOM SOLDER PLATE THICKNESS SHALL
 BE 0.0076 (0.0003).
 EACH SHAPE OF EACH CORNER MAY VARY
 FROM DEPICTION.

| | MILLIN | METERS | INCHES | | | | |
|-----|--------|--------|-------------|-------|--|--|--|
| DIM | MIN | MAX | MIN | MAX | | | |
| Α | 7.000 | BSC | 0.276 BSC | | | | |
| A1 | 3.500 | BSC | 0.138 | BSC | | | |
| В | 7.000 | BSC | 0.276 | BSC | | | |
| B1 | 3.500 | BSC | 0.138 | BSC | | | |
| С | 1.400 | 1.600 | 0.055 | 0.063 | | | |
| D | 0.300 | 0.450 | 0.012 | 0.018 | | | |
| E | 1.350 | 1.450 | 0.053 | 0.057 | | | |
| F | 0.300 | 0.400 | 0.012 | 0.016 | | | |
| G | 0.800 | BSC | 0.031 BSC | | | | |
| Н | 0.050 | 0.150 | 0.002 | 0.006 | | | |
| J | 0.090 | 0.200 | 0.004 | 0.008 | | | |
| K | 0.500 | 0.700 | 0.020 | 0.028 | | | |
| M | 12° | REF | 12° REF | | | | |
| N | 0.090 | 0.160 | 0.004 | 0.006 | | | |
| P | | BSC | 0.016 BSC | | | | |
| Q | 1° | 5° | 1° | 5° | | | |
| R | 0.150 | 0.250 | 0.006 0.010 | | | | |
| S | 9.000 | BSC | 0.354 BSC | | | | |
| S1 | 4.500 | BSC | 0.177 BSC | | | | |
| V | 9.000 | BSC | 0.354 BSC | | | | |
| V1 | 4.500 | BSC | 0.177 BSC | | | | |
| W | 0.200 | REF | 0.008 | REF | | | |
| Х | 1.000 | REF | 0.039 REF | | | | |

Notes

Notes

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031

Phone: 81–3–5740–2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.