

# Dual 500mA, Differential xDSL Line Driver in 28-Lead TSSOP Package

## FEATURES

- Drives Two Lines from One Package
- Exceeds All Requirements For Full Rate, Downstream ADSL Line Drivers
- Power Enhanced 28-Lead TSSOP Package
- Power Saving Adjustable Supply Current
- $\pm 500\text{mA}$  Minimum  $I_{OUT}$
- $\pm 11.1\text{V}$  Output Swing,  $V_S = \pm 12\text{V}$ ,  $R_L = 100\Omega$
- $\pm 10.9\text{V}$  Output Swing,  $V_S = \pm 12\text{V}$ ,  $I_L = 250\text{mA}$
- Low Distortion:  $-82\text{dBc}$  at  $1\text{MHz}$ ,  $2V_{P-P}$  Into  $50\Omega$
- $200\text{MHz}$  Gain Bandwidth
- $600\text{V}/\mu\text{s}$  Slew Rate
- Specified at  $\pm 12\text{V}$  and  $\pm 5\text{V}$

## APPLICATIONS


- High Density ADSL Central Office Line Drivers
- High Efficiency ADSL, HDSL2, SHDSL Line Drivers
- Buffers
- Test Equipment Amplifiers
- Cable Drivers

## DESCRIPTION

The LT<sup>®</sup>6301 is a 500mA minimum output current, quad op amp with outstanding distortion performance. The amplifiers are gain-of-ten stable, but can be easily compensated for lower gains. The extended output swing allows for lower supply rails to reduce system power. Supply current is set with an external resistor to optimize power dissipation. The LT6301 features balanced, high impedance inputs with low input bias current and input offset voltage. Active termination is easily implemented for further system power reduction. Short-circuit protection and thermal shutdown ensure the device's ruggedness.


The outputs drive a  $100\Omega$  load to  $\pm 11.1\text{V}$  with  $\pm 12\text{V}$  supplies, and  $\pm 10.9\text{V}$  with a  $250\text{mA}$  load. The LT6301 is a functional replacement for the LT1739 and LT1794 in xDSL line driver applications and requires no circuit changes.

The LT6301 is available in the very small, thermally enhanced, 28-lead TSSOP package for maximum port density in line driver applications.

 LTC and LT are registered trademarks of Linear Technology Corporation.

## TYPICAL APPLICATION

High Efficiency  $\pm 12\text{V}$  Supply ADSL Line Driver




6301 TA01

## ABSOLUTE MAXIMUM RATINGS

(Note 1)

|  |                                |
|--|--------------------------------|
| Supply Voltage ( $V^+$ to $V^-$ )      | $\pm 13.5V$                    |
| Input Current                          | $\pm 10mA$                     |
| Output Short-Circuit Duration (Note 2) | Indefinite                     |
| Operating Temperature Range            | $-40^\circ C$ to $85^\circ C$  |
| Specified Temperature Range (Note 3)   | $-40^\circ C$ to $85^\circ C$  |
| Junction Temperature                   | $150^\circ C$                  |
| Storage Temperature Range              | $-65^\circ C$ to $150^\circ C$ |
| Lead Temperature (Soldering, 10 sec)   | $300^\circ C$                  |

## PACKAGE/ORDER INFORMATION



Consult LTC Marketing for parts specified with wider operating temperature ranges.

## ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full specified temperature range, otherwise specifications are at  $T_A = 25^\circ C$ .  
 $V_{CM} = 0V$ , pulse tested,  $\pm 5V \leq V_S \leq \pm 12V$ ,  $V_{SHDNREF} = 0V$ ,  $R_{BIAS} = 24.9k$  between  $V^+$  and SHDN unless otherwise noted. (Note 3)

| SYMBOL   | PARAMETER                      | CONDITIONS  | MIN | TYP       | MAX                 | UNITS                  |
|----------|--------------------------------|---|-----|-----------|---------------------|------------------------|
| $V_{OS}$ | Input Offset Voltage           |   | ●   | 1         | 5.0<br>7.5          | mV<br>mV               |
|          | Input Offset Voltage Matching  | (Note 6)  | ●   | 0.3       | 5.0<br>7.5          | mV<br>mV               |
|          | Input Offset Voltage Drift     |   | ●   | 10        |                     | $\mu V/^\circ C$       |
| $I_{OS}$ | Input Offset Current           |   | ●   | 100       | 500<br>800          | nA<br>nA               |
| $I_B$    | Input Bias Current             |   | ●   | $\pm 0.1$ | $\pm 4$<br>$\pm 6$  | $\mu A$<br>$\mu A$     |
|          | Input Bias Current Matching    | (Note 6)  | ●   | 100       | 500<br>800          | nA<br>nA               |
| $e_n$    | Input Noise Voltage Density    | $f = 10kHz$   |     | 8         |                     | $nV/\sqrt{Hz}$         |
| $i_n$    | Input Noise Current Density    | $f = 10kHz$   |     | 0.8       |                     | $pA/\sqrt{Hz}$         |
| $R_{IN}$ | Input Resistance               | $V_{CM} = (V^+ - 2V)$ to $(V^- + 2V)$<br>Differential | ●   | 5         | 50<br>6.5           | $M\Omega$<br>$M\Omega$ |
| $C_{IN}$ | Input Capacitance              |   |     | 3         |                     | pF                     |
|          | Input Voltage Range (Positive) | (Note 5)  | ●   | $V^+ - 2$ | $V^+ - 1$           | V                      |
|          | Input Voltage Range (Negative) | (Note 5)  | ●   |           | $V^- + 1$ $V^- + 2$ | V                      |
| CMRR     | Common Mode Rejection Ratio    | $V_{CM} = (V^+ - 2V)$ to $(V^- + 2V)$                 | ●   | 74<br>66  | 83                  | dB<br>dB               |

6301f

## ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full specified temperature range, otherwise specifications are at  $T_A = 25^\circ\text{C}$ .  $V_{CM} = 0\text{V}$ , pulse tested,  $\pm 5\text{V} \leq V_S \leq \pm 12\text{V}$ ,  $V_{SHDNREF} = 0\text{V}$ ,  $R_{BIAS} = 24.9\text{k}$  between  $V^+$  and SHDN unless otherwise noted. (Note 3)

| SYMBOL    | PARAMETER                            | CONDITIONS  | MIN          | TYP  | MAX          | UNITS                          |
|-----------|--------------------------------------|---|--------------|------|--------------|--------------------------------|
| PSRR      | Power Supply Rejection Ratio         | $V_S = \pm 4\text{V}$ to $\pm 12\text{V}$                                       | 74<br>66     | 88   |              | dB<br>dB                       |
| $A_{VOL}$ | Large-Signal Voltage Gain            | $V_S = \pm 12\text{V}$ , $V_{OUT} = \pm 10\text{V}$ , $R_L = 40\Omega$          | 63<br>57     | 76   |              | dB<br>dB                       |
|           |                                      | $V_S = \pm 5\text{V}$ , $V_{OUT} = \pm 3\text{V}$ , $R_L = 25\Omega$            | 60<br>54     | 70   |              | dB<br>dB                       |
| $V_{OUT}$ | Output Swing                         | $V_S = \pm 12\text{V}$ , $R_L = 100\Omega$                                      | 10.9<br>10.7 | 11.1 |              | $\pm\text{V}$<br>$\pm\text{V}$ |
|           |                                      | $V_S = \pm 12\text{V}$ , $I_L = 250\text{mA}$                                   | 10.6<br>10.4 | 10.9 |              | $\pm\text{V}$<br>$\pm\text{V}$ |
|           |                                      | $V_S = \pm 5\text{V}$ , $R_L = 25\Omega$  | 3.7<br>3.5   | 4    |              | $\pm\text{V}$<br>$\pm\text{V}$ |
|           |                                      | $V_S = \pm 5\text{V}$ , $I_L = 250\text{mA}$                                    | 3.6<br>3.4   | 3.9  |              | $\pm\text{V}$<br>$\pm\text{V}$ |
| $I_{OUT}$ | Maximum Output Current               | $V_S = \pm 12\text{V}$ , $R_L = 1\Omega$  | 500          | 1200 |              | mA                             |
| $I_S$     | Supply Current per Amplifier         | $V_S = \pm 12\text{V}$ , $R_{BIAS} = 24.9\text{k}$ (Note 7)                     | 8.0<br>6.7   | 10   | 13.5<br>15.0 | mA<br>mA<br>mA<br>mA<br>mA     |
|           |                                      | $V_S = \pm 12\text{V}$ , $R_{BIAS} = 32.4\text{k}$ (Note 7)                     |              | 8    |              |                                |
|           |                                      | $V_S = \pm 12\text{V}$ , $R_{BIAS} = 43.2\text{k}$ (Note 7)                     |              | 6    |              |                                |
|           |                                      | $V_S = \pm 12\text{V}$ , $R_{BIAS} = 66.5\text{k}$ (Note 7)                     |              | 4    |              |                                |
|           |                                      | $V_S = \pm 5\text{V}$ , $R_{BIAS} = 24.9\text{k}$ (Note 7)                      | 2.2<br>1.8   | 3.4  | 5.0<br>5.8   | mA<br>mA                       |
|           | Supply Current in Shutdown           | $V_{SHDN} = 0.4\text{V}$  |              | 0.1  | 1            | mA                             |
|           | Output Leakage in Shutdown           | $V_{SHDN} = 0.4\text{V}$  |              | 0.3  | 1            | mA                             |
|           | Channel Separation                   | $V_S = \pm 12\text{V}$ , $V_{OUT} = \pm 10\text{V}$ , $R_L = 40\Omega$ (Note 8) | 80<br>77     | 110  |              | dB<br>dB                       |
| SR        | Slew Rate                            | $V_S = \pm 12\text{V}$ , $A_V = -10$ , (Note 9)                                 | 300          | 600  |              | V/ $\mu\text{s}$               |
|           |                                      | $V_S = \pm 5\text{V}$ , $A_V = -10$ , (Note 9)                                  | 100          | 200  |              | V/ $\mu\text{s}$               |
| HD2       | Differential 2nd Harmonic Distortion | $V_S = \pm 12\text{V}$ , $A_V = 10$ , $2V_{P-P}$ , $R_L = 50\Omega$ , 1MHz      |              | -85  |              | dBc                            |
| HD3       | Differential 3rd Harmonic Distortion | $V_S = \pm 12\text{V}$ , $A_V = 10$ , $2V_{P-P}$ , $R_L = 50\Omega$ , 1MHz      |              | -82  |              | dBc                            |
| GBW       | Gain Bandwidth                       | $f = 1\text{MHz}$   |              | 200  |              | MHz                            |

**Note 1:** Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

**Note 2:** Applies to short circuits to ground only. A short circuit between the output and either supply may permanently damage the part when operated on supplies greater than  $\pm 10\text{V}$ .

**Note 3:** The LT6301C is guaranteed to meet specified performance from  $0^\circ\text{C}$  to  $70^\circ\text{C}$  and is designed, characterized and expected to meet these extended temperature limits, but is not tested at  $-40^\circ\text{C}$  and  $85^\circ\text{C}$ . The LT6301I is guaranteed to meet the extended temperature limits.

**Note 4:** Thermal resistance varies depending upon the amount of PC board metal attached to Pins 1, 14, 15, 28 and the exposed bottom side metal of the device. If the maximum dissipation of the package is exceeded, the device will go into thermal shutdown and be protected.

**Note 5:** Guaranteed by the CMRR tests.

**Note 6:** Matching is between amplifiers A and B or between amplifiers C and D.


**Note 7:**  $R_{BIAS}$  is connected between  $V^+$  and each SHDN pin, with each SHDNREF pin grounded.

**Note 8:** Channel separation is measured between amplifiers A and B and between amplifiers C and D. Channel separation between any other combination of amplifiers is guaranteed by design as two separate die are used in the package.


**Note 9:** Slew rate is measured at  $\pm 5\text{V}$  on a  $\pm 10\text{V}$  output signal while operating on  $\pm 12\text{V}$  supplies and  $\pm 1\text{V}$  on a  $\pm 3\text{V}$  output signal while operating on  $\pm 5\text{V}$  supplies.

# TYPICAL PERFORMANCE CHARACTERISTICS


**Supply Current vs Ambient Temperature**




**Input Common Mode Range vs Supply Voltage**




**Input Bias Current vs Ambient Temperature**




**Input Noise Spectral Density**




**Output Short-Circuit Current vs Ambient Temperature**




**Output Saturation Voltage vs Ambient Temperature**




**Open-Loop Gain and Phase vs Frequency**



**-3dB Bandwidth vs Supply Current**




**Slew Rate vs Supply Current**




# TYPICAL PERFORMANCE CHARACTERISTICS

CMRR vs Frequency




6301 G10

PSRR vs Frequency




6301 G11

Frequency Response vs Supply Current




6301 G12

Output Impedance vs Frequency




6301 G13

$I_{SHDN}$  vs  $V_{SHDN}$




6301 G14

Supply Current vs  $V_{SHDN}$




6301 G15

Differential Harmonic Distortion vs Output Amplitude




6301 G16

Differential Harmonic Distortion vs Frequency




6301 G17

## TYPICAL PERFORMANCE CHARACTERISTICS




6301 G18



6301 G19

## TEST CIRCUIT



\*COILCRAFT X8390-A OR EQUIVALENT  
 $V_{OUTP-P}$  AMPLITUDE SET AT EACH AMPLIFIER OUTPUT  
 DISTORTION MEASURED ACROSS LINE LOAD  
 FOR MATCHING, USE AMPLIFIERS A AND B,  
 OR AMPLIFIERS C AND D


To minimize signal distortion, the LT6301 amplifiers are decompensated to provide very high open-loop gain at high frequency. As a result each amplifier is frequency stable with a closed-loop gain of 10 or more. If a closed-loop gain of less than 10 is desired, external frequency compensating components can be used.

Using an external resistor,  $R_{BIAS}$ , connected in one of two ways provides a much more predictable control of the quiescent supply current. Figure 2 illustrates the effect on supply current per amplifier with  $R_{BIAS}$  connected between the SHDN pin and the 12V  $V^+$  supply of the LT6301 and the approximate design equations. Figure 3 illustrates the same control with  $R_{BIAS}$  connected between the SHDNREF pin and ground while the SHDN pin is tied to  $V^+$ . Either approach is equally effective.

### Figure 1. Internal Current Biasing Circuitry

### Figure 2. $R_{BIAS}$ to $V^+$ Current Control

## APPLICATIONS INFORMATION

Figure 3.  $R_{BIAS}$  to Ground Current Control

## Two Control Inputs

|             |          | RESISTOR VALUES (k $\Omega$ )     |      |      |                           |      |      |
|-------------|----------|-----------------------------------|------|------|---------------------------|------|------|
|             |          | $R_{SHDN}$ TO $V_{CC}$ (12V)      |      |      | $R_{SHDN}$ TO $V_{LOGIC}$ |      |      |
| $V_{LOGIC}$ |          | 3V                                | 3.3V | 5V   | 3V                        | 3.3V | 5V   |
| $R_{SHDN}$  |          | 40.2                              | 43.2 | 60.4 | 4.99                      | 6.81 | 19.6 |
| $R_{C1}$    |          | 11.5                              | 13.0 | 21.5 | 8.66                      | 10.7 | 20.5 |
| $R_{C0}$    |          | 19.1                              | 22.1 | 36.5 | 14.3                      | 17.8 | 34.0 |
| $V_{C1}$    | $V_{C0}$ | SUPPLY CURRENT PER AMPLIFIER (mA) |      |      |                           |      |      |
| H           | H        | 10                                | 10   | 10   | 10                        | 10   | 10   |
| H           | L        | 7                                 | 7    | 7    | 7                         | 7    | 7    |
| L           | H        | 5                                 | 5    | 5    | 5                         | 5    | 5    |
| L           | L        | 2                                 | 2    | 2    | 2                         | 2    | 2    |

## One Control Input

|             |  | RESISTOR VALUES (k $\Omega$ )     |      |      |                           |      |      |
|-------------|--|-----------------------------------|------|------|---------------------------|------|------|
|             |  | $R_{SHDN}$ TO $V_{CC}$ (12V)      |      |      | $R_{SHDN}$ TO $V_{LOGIC}$ |      |      |
| $V_{LOGIC}$ |  | 3V                                | 3.3V | 5V   | 3V                        | 3.3V | 5V   |
| $R_{SHDN}$  |  | 40.2                              | 43.2 | 60.4 | 4.99                      | 6.81 | 19.6 |
| $R_C$       |  | 7.32                              | 8.25 | 13.7 | 5.49                      | 6.65 | 12.7 |
| $V_C$       |  | SUPPLY CURRENT PER AMPLIFIER (mA) |      |      |                           |      |      |
| H           |  | 10                                | 10   | 10   | 10                        | 10   | 10   |
| L           |  | 2                                 | 2    | 2    | 2                         | 2    | 2    |




Figure 4. Providing Logic Input Control of Operating Current

## Logic Controlled Operating Current

The DSP controller in a typical xDSL application can have I/O pins assigned to provide logic control of the LT6301 line driver operating current. As shown in Figure 4 one or two logic control inputs can control two or four different operating modes. The logic inputs add or subtract current to the SHDN input to set the operating current. The one logic input example selects the supply current to be either full power, 10mA per amplifier or just 2mA per amplifier, which significantly reduces the driver power consumption

while maintaining less than 2 $\Omega$  output impedance to frequencies less than 1MHz. This low power mode retains termination impedance at the amplifier outputs and the line driving back termination resistors. With this termination, while a DSL port is not transmitting data, it can still sense a received signal from the line across the back-termination resistors and respond accordingly.

The two logic input control provides two intermediate (approximately 7mA per amplifier and 5mA per amplifier) operating levels between full power and termination modes.

## APPLICATIONS INFORMATION

These modes can be useful for overall system power management when full power transmissions are not necessary. Contact LTC Applications for single supply design information.

### Shutdown and Recovery

The ultimate power saving action on a completely idle port is to fully shut down the line driver by pulling the SHDN pin to within 0.4V of the SHDNREF potential. As shown in Figure 5 complete shutdown occurs in less than 10 $\mu$ s and, more importantly, complete recovery from the shut down state to full operation occurs in less than 2 $\mu$ s. The biasing circuitry in the LT6301 reacts very quickly to bring the amplifiers back to normal operation.




Figure 5. Shutdown and Recovery Timing

### Power Dissipation and Heat Management

xDSL applications require the line driver to dissipate a significant amount of power and heat compared to other components in the system. The large peak to RMS variations of DMT and CAP ADSL signals require high supply voltages to prevent clipping, and the use of a step-up transformer to couple the signal to the telephone line can require high peak current levels. These requirements result in the driver package having to dissipate significant amounts of power. Several multiport cards inserted into a rack in an enclosed central office box can add up to many, many watts of power dissipation in an elevated ambient temperature environment. The LT6301 has built-in thermal shutdown circuitry that will protect the amplifiers if operated at excessive temperatures, however data transmissions will be seriously impaired. It is important in the design of the PCB and card enclosure to take measures to spread the heat developed in the driver away to the ambient environment to prevent thermal shutdown (which occurs when the junction temperature of the LT6301 exceeds 165°C).

### Estimating Line Driver Power Dissipation

Figure 6 is a typical ADSL application shown for the purpose of estimating the power dissipation in the line driver. Due to the complex nature of the DMT signal,




Figure 6. Estimating Line Driver Power Dissipation

## APPLICATIONS INFORMATION

which looks very much like noise, it is easiest to use the RMS values of voltages and currents for estimating the driver power dissipation. The voltage and current levels shown for this example are for a full-rate ADSL signal driving 20dBm or  $100\text{mW}_{\text{RMS}}$  of power on to the  $100\Omega$  telephone line and assuming a 0.5dBm insertion loss in the transformer. The quiescent current for the LT6301 is set to 10mA per amplifier.

The power dissipated in the LT6301 is a combination of the quiescent power and the output stage power when driving a signal. The two pairs of amplifiers are configured to place a differential signal on two lines. The Class AB output stage in each amplifier will simultaneously dissipate power in the upper power transistor of one amplifier, while sourcing current, and the lower power transistor of the other amplifier, while sinking current. The total device power dissipation is then:

$$P_D = P_{\text{QUIESCENT}} + P_{Q(\text{UPPER})} + P_{Q(\text{LOWER})}$$

$$P_D = (V^+ - V^-) \cdot I_Q + (V^+ - V_{\text{OUT(RMS)}}) \cdot I_{\text{LOAD}} + (V^- - V_{\text{OUT(RMS)}}) \cdot I_{\text{LOAD}}$$

With no signal being placed on the line and the amplifier biased for 10mA per amplifier supply current, the quiescent driver power dissipation is:

$$P_{DQ} = [24\text{V} \cdot 10\text{mA}] \cdot 4 = 960\text{mW}$$

This can be reduced in many applications by operating with a lower quiescent current value or shutting down the part during idle conditions.

When driving a load, a large percentage of the amplifier quiescent current is diverted to the output stage and

becomes part of the load current. Figure 7 illustrates the total amount of biasing current flowing between the + and – power supplies through the amplifiers as a function of load current for one differential driver. As much as 60% of the quiescent no load operating current is diverted to the load.

At full power to both lines the total package power dissipation is:

$$P_{D(\text{FULL})} = [24\text{V} \cdot 8\text{mA} + (12\text{V} - 2V_{\text{RMS}}) \cdot 57\text{mA}_{\text{RMS}} + [|-12\text{V} - (-2V_{\text{RMS}})|] \cdot 57\text{mA}_{\text{RMS}}] \cdot 2$$

$$P_{D(\text{FULL})} = [192\text{mW} + 570\text{mW} + 570\text{mW}] \cdot 2 = 2.664\text{W}^*$$

The junction temperature of the driver must be kept less than the thermal shutdown temperature when processing a signal. The junction temperature is determined from the following expression:

$$T_J = T_{\text{AMBIENT}} (^\circ\text{C}) + P_{D(\text{FULL})} (\text{W}) \cdot \theta_{JA} (^\circ\text{C}/\text{W})$$

$\theta_{JA}$  is the thermal resistance from the junction of the LT6301 to the ambient air, which can be minimized by heat-spreading PCB metal and airflow through the enclosure as required. For the example given, assuming a maximum ambient temperature of  $50^\circ\text{C}$  and keeping the junction temperature of the LT6301 to  $150^\circ\text{C}$  maximum, the maximum thermal resistance from junction to ambient required is:

$$\theta_{JA(\text{MAX})} = \frac{150^\circ\text{C} - 50^\circ\text{C}}{2.664\text{W}} = 37.5^\circ\text{C}/\text{W}$$

\*Design techniques exist to significantly reduce this value (See Line Driving Back Termination).




Figure 7.  $I_Q$  vs  $I_{\text{LOAD}}$

6301 F07

## APPLICATIONS INFORMATION

### Heat Sinking Using PCB Metal

Designing a thermal management system is often a trial and error process as it is never certain how effective it is until it is manufactured and evaluated. As a general rule, the more copper area of a PCB used for spreading heat away from the driver package, the more the operating junction temperature of the driver will be reduced. The limit to this approach however is the need for very compact circuit layout to allow more ports to be implemented on any given size PCB.

To best extract heat from the FE28 package, a generous area of top layer PCB metal should be connected to the four corner pins (Pins 1, 14, 15 and 28). These pins are fused to the leadframe where the LT6301 die are attached. The package also has an exposed metal heat sinking pad on the bottom side which, when soldered to the PCB top layer metal, directly conducts heat away from the IC junction. Soldering the thermal pad to the board produces a thermal resistance from junction to case,  $\theta_{JC}$ , of approximately 3°C/W.

**Important Note:** The metal planes used for heat sinking the LT6301 are electrically connected to the negative supply potential of the driver, typically -12V. These planes must be isolated from any other power planes used in the board design.

Fortunately xDSL circuit boards use multiple layers of metal for interconnection of components. Areas of metal beneath the LT6301 connected together through several small 13 mil vias can be effective in conducting heat away from the driver package. The use of inner layer metal can free up top and bottom layer PCB area for external component placement.

When PCB cards containing multiple ports are inserted into a rack in an enclosed cabinet, it is often necessary to provide airflow through the cabinet and over the cards. This is also very effective in reducing the junction-to-ambient thermal resistance of each line driver. To a limit, this thermal resistance can be reduced approximately 5°C/W for every 100lfpm of laminar airflow.

### Layout and Passive Components

With a gain bandwidth product of 200MHz the LT6301 requires attention to detail in order to extract maximum performance. Use a ground plane, short lead lengths and a combination of RF-quality supply bypass capacitors (i.e., 0.1μF). As the primary applications have high drive current, use low ESR supply bypass capacitors (1μF to 10μF).

The four V<sup>+</sup> pins (Pins 18, 19, 24, 25) separately provide power to each amplifier and should be shorted together with leads as short as possible to the bypass capacitors.


The parallel combination of the feedback resistor and gain setting resistor on the inverting input can combine with the input capacitance to form a pole that can cause frequency peaking. In general, use feedback resistors of 1k or less.

### Compensation

The LT6301 is stable in a gain 10 or higher for any supply and resistive load. It is easily compensated for lower gains with a single resistor or a resistor plus a capacitor.

Figure 8 shows that for inverting gains, a resistor from the inverting node to AC ground guarantees stability if the parallel combination of  $R_C$  and  $R_G$  is less than or equal to  $R_F/9$ . For lowest distortion and DC output offset, a series capacitor,  $C_C$ , can be used to reduce the noise gain at lower frequencies. The break frequency produced by  $R_C$  and  $C_C$  should be less than 5MHz to minimize peaking.

Figure 9 shows compensation in the noninverting configuration. The  $R_C$ ,  $C_C$  network acts similarly to the inverting case. The input impedance is not reduced because the network is bootstrapped. This network can also be placed between the inverting input and an AC ground.



6301 F08

Figure 8. Compensation for Inverting Gains

## APPLICATIONS INFORMATION




Figure 9. Compensation for Noninverting Gains

Another compensation scheme for noninverting circuits is shown in Figure 10. The circuit is unity gain at low frequency and a gain of  $1 + R_F/R_G$  at high frequency. The DC output offset is reduced by a factor of ten. The techniques of Figures 9 and 10 can be combined as shown in Figure 11. The gain is unity at low frequencies,  $1 + R_F/R_G$  at mid-band and for stability, a gain of 10 or greater at high frequencies.




Figure 10. Alternate Noninverting Compensation




Figure 11. Combination Compensation

In differential driver applications, as shown on the first page of this data sheet, it is recommended that the gain setting resistor be comprised of two equal value resistors connected to a good AC ground at high frequencies. This ensures that the feedback factor of each amplifier remains less than 0.1 at any frequency. The midpoint of the resistors can be directly connected to ground, with the resulting DC gain to the  $V_{OS}$  of the amplifiers, or just bypassed to ground with a 1000pF or larger capacitor.

## Line Driving Back-Termination

The standard method of cable or line back-termination is shown in Figure 12. The cable/line is terminated in its characteristic impedance ( $50\Omega$ ,  $75\Omega$ ,  $100\Omega$ ,  $135\Omega$ , etc.). A back-termination resistor also equal to the characteristic impedance should be used for maximum pulse fidelity of outgoing signals, and to terminate the line for incoming signals in a full-duplex application. There are three main drawbacks to this approach. First, the power dissipated in the load and back-termination resistors is equal so half of the power delivered by the amplifier is wasted in the termination resistor. Second, the signal is halved so the gain of the amplifier must be doubled to have the same overall gain to the load. The increase in gain increases noise and decreases bandwidth (which can also increase distortion). Third, the output swing of the amplifier is doubled which can limit the power it can deliver to the load for a given power supply voltage.

An alternate method of back-termination is shown in Figure 13. Positive feedback increases the effective back-termination resistance so  $R_{BT}$  can be reduced by a factor




Figure 12. Standard Cable/Line Back Termination

## APPLICATIONS INFORMATION




Figure 13. Back Termination Using Postive Feedback

of  $n$ . To analyze this circuit, first ground the input. As  $R_{BT} = R_L/n$ , and assuming  $R_{P2} \gg R_L$  we require that:

$V_A = V_O (1 - 1/n)$  to increase the effective value of  $R_{BT}$  by  $n$ .

$$V_P = V_O (1 - 1/n) / (1 + R_F/R_G)$$

$$V_O = V_P (1 + R_{P2}/R_{P1})$$

Eliminating  $V_P$ , we get the following:

$$(1 + R_{P2}/R_{P1}) = (1 + R_F/R_G) / (1 - 1/n)$$

For example, reducing  $R_{BT}$  by a factor of  $n = 4$ , and with an amplifier gain of  $(1 + R_F/R_G) = 10$  requires that  $R_{P2}/R_{P1} = 12.3$ .

Note that the overall gain is increased:

$$\frac{V_O}{V_I} = \frac{R_{P2} / (R_{P2} + R_{P1})}{\left[\left(1 + \frac{1}{n}\right) / \left(1 + \frac{R_F}{R_G}\right)\right] - \left[R_{P1} / (R_{P2} + R_{P1})\right]}$$

A simpler method of using positive feedback to reduce the back-termination is shown in Figure 14. In this case, the drivers are driven differentially and provide complementary outputs. Grounding the inputs, we see there is inverting gain of  $-R_F/R_P$  from  $-V_O$  to  $V_A$

$$V_A = V_O (R_F/R_P)$$




Figure 14. Back Termination Using Differential Postive Feedback

and assuming  $R_P \gg R_L$ , we require

$$V_A = V_O (1 - 1/n)$$

solving

$$R_F/R_P = 1 - 1/n$$

So to reduce the back-termination by a factor of 3 choose  $R_F/R_P = 2/3$ . Note that the overall gain is increased to:

$$V_O/V_I = (1 + R_F/R_G + R_F/R_P) / [2(1 - R_F/R_P)]$$

Using positive feedback is often referred to as active termination.

Figure 16 shows a full-rate ADSL line driver incorporating positive feedback to reduce the power lost in the back termination resistors by 40% yet still maintains the proper impedance match to the 100Ω characteristic line impedance. This circuit also reduces the transformer turns ratio over the standard line driving approach resulting in lower peak current requirements. With lower current and less power loss in the back termination resistors, this driver dissipates only 1W of power, a 30% reduction.

While the power savings of positive feedback are attractive there is one important system consideration to be addressed, received signal sensitivity. The signal received

## APPLICATIONS INFORMATION

from the line is sensed across the back termination resistors. With positive feedback, signals are present on both ends of the  $R_{BT}$  resistors, reducing the sensed amplitude. Extra gain may be required in the receive channel to compensate, or a completely separate receive path may be implemented through a separate line coupling transformer.

### Considerations for Fault Protection

The basic line driver design, shown on the front page of this data sheet, presents a direct DC path between the outputs of the two amplifiers. An imbalance in the DC biasing potentials at the noninverting inputs through either a fault condition or during turn-on of the system can create a DC voltage differential between the two amplifier outputs. This condition can force a considerable amount of current to flow as it is limited only by the small valued back-termination resistors and the DC resistance of the transformer primary. This high current can possibly cause the power supply voltage source to drop significantly impacting overall system performance. If left unchecked, the high DC current can heat the LT6301 to thermal shutdown.

Using DC blocking capacitors, as shown in Figure 15, to AC couple the signal to the transformer eliminates the possibility for DC current to flow under any conditions. These capacitors should be sized large enough to not impair the frequency response characteristics required for the data transmission.

Another important fault related concern has to do with very fast high voltage transients appearing on the telephone line (lightning strikes for example). TransZorbs®, varistors and other transient protection devices are often used to absorb the transient energy, but in doing so also create fast voltage transitions themselves that can be coupled through the transformer to the outputs of the line driver. Several hundred volt transient signals can appear at the primary windings of the transformer with current into the driver outputs limited only by the back termination resistors. While the LT6301 has clamps to the supply rails at the output pins, they may not be large enough to handle the significant transient energy. External clamping diodes, such as BAV99s, at each end of the transformer primary help to shunt this destructive transient energy away from the amplifier outputs.

TransZorb is a registered trademark of General Instruments, GSI






Figure 15. Protecting the Driver Against Load Faults and Line Transients

# SIMPLIFIED SCHEMATIC (one amplifier shown)



# PACKAGE DESCRIPTION

**FE Package**  
**28-Lead Plastic TSSOP (4.4mm)**  
 (Reference LTC DWG # 05-08-1663,  
 Exposed Pad Variation EA)



NOTE:

1. CONTROLLING DIMENSION: MILLIMETERS

2. DIMENSIONS ARE IN  $\frac{\text{MILLIMETERS}}{(\text{INCHES})}$

3. DRAWING NOT TO SCALE

\*DIMENSIONS DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .150mm (.006") PER SIDE

## TYPICAL APPLICATION




Figure 16. ADSL Line Driver Using Active Termination

## RELATED PARTS

| PART NUMBER | DESCRIPTION                                  | COMMENTS  |
|-------------|--|---|
| LT1361      | Dual 50MHz, 800V/μs Op Amp                   | ±15V Operation, 1mV $V_{OS}$ , 1μA $I_B$                  |
| LT1739      | Dual 500mA, 200MHz xDSL Line Driver          | Low Cost ADSL CO Driver, Low Power                        |
| LT1794      | Dual 500mA, 200MHz xDSL Line Driver          | ADSL CO Driver, Extended Output Swing, Low Power          |
| LT1795      | Dual 500mA, 50MHz Current Feedback Amplifier | Shutdown/Current Set Function, ADSL CO Driver             |
| LT1813      | Dual 100MHz, 750V/μs, 8nV/√Hz Op Amp         | Low Noise, Low Power Differential Receiver, 4mA/Amplifier |
| LT1886      | Dual 200mA, 700MHz Op Amp                    | 12V Operation, 7mA/Amplifier, ADSL CPE Modem Line Driver  |
| LT1969      | Dual 200mA, 700MHz Op Amp with Power Control | 12V Operation, MSOP Package, ADSL CPE Modem Line Driver   |
| LT6300      | Dual 500mA, 200MHz, xDSL Line Driver         | ADSL CO Driver in SSOP Package                            |