


## Quad high side smart power solid state relay

### Features

| Type         | $V_{\text{demag}}^{(1)}$     | $R_{\text{DS(on)}}^{(1)}$ | $I_{\text{out}}^{(1)}$ | $V_{\text{CC}}$ |
|--------------|------------------------------|---------------------------|------------------------|-----------------|
| VN340SP-33-E | $V_{\text{CC}}-55 \text{ V}$ | $0.2 \Omega$              | 1 A                    | 36 V            |

1. Per channel.


- Output current: 1 A per channel
- Digital I/O's clamped at 32 V minimum voltage
- Shorted load and overtemperature protections
- Protection against loss of ground
- Built-in current limiter
- Undervoltage shut-down
- Open drain diagnostic output
- Fast demagnetization of inductive loads
- Conforms to IEC 61131-2



### Description

The VN340SP-33-E is a monolithic device made using STMicroelectronics VIPower technology, intended for driving four independent resistive or inductive loads with one side connected to ground. Active current limitation avoids dropping the system power supply in case of shorted load. Built-in thermal shut-down protects the chip from overtemperature and short circuit. The open drain diagnostic output indicates overtemperature conditions. Each I/O is pulled down when overtemperature condition of the relative channel is verified.

Figure 1. Block diagram



## Contents

|   |                                                |    |
|---|------------------------------------------------|----|
| 1 | Maximum ratings .....                          | 3  |
| 2 | Pin connections .....                          | 4  |
| 3 | Electrical characteristics .....               | 5  |
| 4 | Test circuits .....                            | 7  |
| 5 | Switching time waveforms and truth table ..... | 9  |
| 6 | Package mechanical data .....                  | 11 |
| 7 | Order codes .....                              | 14 |
| 8 | Revision history .....                         | 15 |

# 1 Maximum ratings

**Table 1. Absolute maximum rating**

| Symbol     | Parameter                                                                                 | Values             | Unit             |
|------------|-------------------------------------------------------------------------------------------|--------------------|------------------|
| $V_{CC}$   | Power supply voltage                                                                      | 45                 | V                |
| $-V_{CC}$  | Reverse supply voltage                                                                    | -4                 | V                |
| $I_{OUT}$  | Output current (continuous)                                                               | Internally limited | A                |
| $I_R$      | Reverse output current (per channel)                                                      | -6                 | A                |
| $I_{IN}$   | Input current (per channel)                                                               | $\pm 10$           | mA               |
| $I_{DIAG}$ | Diag pin current                                                                          | $\pm 10$           | mA               |
| $V_{ESD}$  | Electrostatic discharge ( $R = 1.5\text{ k}\Omega$ ; $C = 100\text{ pF}$ )                | 2000               | V                |
| $E_{AS}$   | Single pulse avalanche energy per channel not simultaneously<br><a href="#">Figure 4.</a> | 400                | mJ               |
| $P_{tot}$  | Power dissipation at $T_c = 25\text{ }^\circ\text{C}$                                     | Internally limited | w                |
| $T_J$      | Junction operating temperature                                                            | Internally limited | $^\circ\text{C}$ |
| $T_{STG}$  | Storage temperature                                                                       | -55 to 150         | $^\circ\text{C}$ |

**Table 2. Thermal data**

| Symbol     | Parameter                                          |     | Values | Unit               |
|------------|----------------------------------------------------|-----|--------|--------------------|
| $R_{thJC}$ | Thermal resistance junction-case <sup>(1)</sup>    | Max | 3      | $^\circ\text{C/W}$ |
| $R_{thJA}$ | Thermal resistance junction-ambient <sup>(2)</sup> | Max | 50     | $^\circ\text{C/W}$ |

1. Per channel

2. When mounted using minimum recommended pad size on FR-4 board

## 2 Pin connections

Figure 2. Connection diagram (top view)





Figure 3. Current and voltage conventions



### 3 Electrical characteristics

10 V < V<sub>CC</sub> < 36 V; -40 °C < T<sub>J</sub> < 125 °C; unless otherwise specified

**Table 3. Power section**

| Symbol             | Parameter                  | Test conditions                                                                                                                                           | Min                 | Typ                 | Max                 | Unit        |
|--------------------|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|---------------------|---------------------|-------------|
| V <sub>CC</sub>    | Supply voltage             |                                                                                                                                                           | 10                  |                     | 36                  | V           |
| R <sub>ON</sub>    | On state resistance        | I <sub>OUT</sub> = 0.5 A; T <sub>J</sub> = 25 °C<br>I <sub>OUT</sub> = 0.5 A; T <sub>J</sub> = 85 °C<br>I <sub>OUT</sub> = 0.5 A; T <sub>J</sub> = 125 °C |                     |                     | 0.2<br>0.32<br>0.4  | Ω<br>Ω<br>Ω |
| I <sub>S</sub>     | Supply current             | All channels OFF<br>On state; V <sub>IN</sub> = 30 V; I <sub>OUT</sub> = 0 V<br>(T <sub>J</sub> = 125 °C)                                                 |                     |                     | 1<br>6              | mA<br>mA    |
| V <sub>OL</sub>    | Low state output voltage   | V <sub>IN</sub> = V <sub>IL</sub> ; R <sub>LOAD</sub> >= 10 MΩ                                                                                            |                     |                     | 1.5                 | V           |
| V <sub>demag</sub> | Output voltage at turn-off | I <sub>OUT</sub> = 0.5 A; L <sub>LOAD</sub> >= 1 mH                                                                                                       | V <sub>CC</sub> -65 | V <sub>CC</sub> -55 | V <sub>CC</sub> -45 | V           |
| I <sub>LGND</sub>  | Output current at turn-off | V <sub>CC</sub> = V <sub>INn</sub> = V <sub>GND</sub> =<br>V <sub>STAT</sub> = 18 to 30 V<br>T <sub>A</sub> = -25 °C to 85 °C <a href="#">Figure 6.</a>   |                     |                     | 2                   | mA          |

**Table 4. Switching (V<sub>CC</sub> = 24 V)**

| Symbol              | Parameter                             | Test conditions                                                                           | Min | Typ | Max | Unit |
|---------------------|---------------------------------------|-------------------------------------------------------------------------------------------|-----|-----|-----|------|
| t <sub>d(ON)</sub>  | Turn-on delay time of Output current  | I <sub>OUT</sub> = 0.5 A, resistive load input rise time < 0.1 μs, T <sub>J</sub> = 25 °C |     | 52  | 100 | μs   |
| t <sub>r</sub>      | Rise time of output current           | I <sub>OUT</sub> = 0.5 A, resistive load input rise time < 0.1 μs, T <sub>J</sub> = 25 °C |     | 94  | 250 | μs   |
| t <sub>d(OFF)</sub> | Turn-off delay time of output current | I <sub>OUT</sub> = 0.5 A, resistive load input rise time < 0.1 μs, T <sub>J</sub> = 25 °C |     | 34  | 50  | μs   |
| t <sub>f</sub>      | Fall time of output current           | I <sub>OUT</sub> = 0.5 A, resistive load input rise time < 0.1 μs, T <sub>J</sub> = 25 °C |     | 8   | 20  | μs   |

**Table 5. Logical input**

| Symbol               | Parameter                                   | Test conditions                                   | Min | Typ        | Max | Unit   |
|----------------------|---------------------------------------------|---------------------------------------------------|-----|------------|-----|--------|
| V <sub>IL</sub>      | I/O input low level voltage                 |                                                   |     |            | 2   | V      |
| V <sub>IH</sub>      | I/O input high level voltage <sup>(1)</sup> |                                                   | 3.5 |            |     | V      |
| V <sub>I(HYST)</sub> | I/O input hysteresis voltage                |                                                   |     | 0.5        |     | V      |
| I <sub>IN</sub>      | I/O input current                           | V <sub>IN</sub> = 30 V                            |     |            | 25  | μA     |
| V <sub>ICL</sub>     | I/O input clamp voltage <sup>(1)</sup>      | I <sub>IN</sub> = 1 mA<br>I <sub>IN</sub> = -1 mA | 32  | 36<br>-0.7 |     | V<br>V |

1. The input voltage is internally clamped at 32 V minimum, it is possible to connect the input pins to an higher voltage via an external resistor calculate to not exceed 10 mA

**Table 6. Protection and diagnostic**

| Symbol           | Parameter                        | Test conditions                                                                        | Min | Typ        | Max | Unit               |
|------------------|----------------------------------|----------------------------------------------------------------------------------------|-----|------------|-----|--------------------|
| $V_{DIAG}^{(1)}$ | Status voltage output low        | $I_{DIAG} = 5 \text{ mA}$ (Fault condition)                                            |     |            | 1   | V                  |
| $V_{SCL}^{(1)}$  | Status clamp voltage             | $I_{DIAG} = 1 \text{ mA}$<br>$I_{DIAG} = 1 \text{ mA}$                                 | 32  | 36<br>-0.7 |     | V<br>V             |
| $V_{USD}$        | Undervoltage shut down           |                                                                                        | 5   |            | 8   | V                  |
| $I_{LIM}$        | DC Short circuit current         | $V_{CC} = 24 \text{ V}$ ; $R_{LOAD} < 10 \text{ m}\Omega$                              | 1   |            | 2   | A                  |
| $I_{OVPK}$       | Peak short circuit current       | $V_{CC} = 24 \text{ V}$ ; $V_{IN} = 30 \text{ V}$ ;<br>$R_{LOAD} < 10 \text{ m}\Omega$ |     |            | 4   | A                  |
| $I_{DIAGH}$      | Leakage ondiag pin in high state | $V_{DIAG} = 24 \text{ V}$                                                              |     |            | 25  | $\mu\text{A}$      |
| $I_{LOAD}$       | Output leakage current           | $V_{CC} = 10 \text{ to } 36 \text{ V}$ ; $V_{IN} = V_{IL}$                             |     |            | 50  | $\mu\text{A}$      |
| $t_{SC}$         | Delay time of current limiter    |                                                                                        |     |            | 100 | $\mu\text{s}$      |
| $T_{TSD}$        | Thermal shut down temperature    |                                                                                        | 150 | 170        |     | $^{\circ}\text{C}$ |
| $T_R$            | Thermal reset temperature        |                                                                                        | 135 | 155        |     | $^{\circ}\text{C}$ |

1. Status determination > 100  $\mu\text{s}$  after the switching edge.

**Note:** *If INPUT pin is floating the corresponding channel will automatically switch OFF. If GND pin is disconnected, the channel will switch OFF provided  $V_{CC}$  not exceed 36 V.*

## 4 Test circuits

Figure 4. Avalance energy test circuit




Figure 5. Peak short circuit test diagram





Figure 6.  $I_{LGND}$  test configuration

## 5 Switching time waveforms and truth table

Figure 7. Switching waveforms




Figure 8. Switching parameter test conditions





Table 7. Truth table

|                                      | MCOUTn | I/On | OUTPUTn | Diagnostic |
|--------------------------------------|--------|------|---------|------------|
| Normal operation                     | L      | L    | L       | H          |
|                                      | H      | H    | H       | H          |
| Overtemperature                      | L      | L    | L       | H          |
|                                      | H      | L    | L       | L          |
| Undervoltage                         | L      | L    | L       | H          |
|                                      | H      | H    | L       | H          |
| Shorted load<br>(Current limitation) | L      | L    | L       | H          |
|                                      | H      | H    | H       | H          |

Figure 9. Driving circuit



## 6 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: [www.st.com](http://www.st.com)

Table 8. PowerSO-10 mechanical data

| Dim | Mm    |      |       | Inch  |       |       |
|-----|-------|------|-------|-------|-------|-------|
|     | Min   | Typ  | Max   | Min   | Typ   | Max   |
| A   | 3.35  |      | 3.65  | 0.132 |       | 0.144 |
| A1  | 0.00  |      | 0.10  | 0.000 |       | 0.004 |
| B   | 0.40  |      | 0.60  | 0.016 |       | 0.024 |
| c   | 0.23  |      | 0.32  | 0.009 |       | 0.012 |
| D   | 9.40  |      | 9.60  | 0.370 |       | 0.378 |
| D1  | 7.40  |      | 7.60  | 0.291 |       | 0.300 |
| E   | 9.30  |      | 9.50  | 0.366 |       | 0.374 |
| E1  | 7.20  |      | 7.40  | 0.283 |       | 0.291 |
| E2  | 7.20  |      | 7.60  | 0.283 |       | 0.300 |
| E3  | 6.10  |      | 6.35  | 0.240 |       | 0.250 |
| E4  | 5.90  |      | 6.10  | 0.232 |       | 0.240 |
| e   |       | 1.27 |       |       | 0.050 |       |
| F   | 1.25  |      | 1.35  | 0.049 |       | 0.053 |
| H   | 13.80 |      | 14.40 | 0.543 |       | 0.567 |
| h   |       | 0.50 |       |       | 0.002 |       |
| L   | 1.20  |      | 1.80  | 0.047 |       | 0.071 |
| q   |       | 1.70 |       |       | 0.067 |       |
| a   | 0°    |      | 8°    |       |       |       |

Figure 10. Package dimension




Figure 11. PowerSO-10™ suggested pad and tube shipment (No suffix)





Figure 12. Tape and reel shipment (Suffix “TR”)



## 7 Order codes

**Table 9. Order codes**

| Order codes    | Package     | Packaging     |
|----------------|-------------|---------------|
| VN340SP-33-E   | PowerSO-10™ | Tube          |
| VN340SPTR-33-E |             | Tape and reel |

## 8 Revision history

**Table 10. Document revision history**

| Date        | Revision | Changes                                                        |
|-------------|----------|----------------------------------------------------------------|
| 5-Sep-2005  | 1        | Final release                                                  |
| 19-Mar-2007 | 2        | Document reformatted, typo in <a href="#">Note 1 on page 6</a> |
| 22-Aug-2008 | 3        | Updated <a href="#">Table 9</a>                                |

**Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 22 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)