

# Infrared Transceiver Module (SIR, 115.2 kbit/s) for IrDA® Applications

## Description

The TFDU4300 is a low profile (2.5 mm) infrared transceiver module with independent logic reference voltage (V<sub>logic</sub>) for low voltage IO interfacing. It is compliant to the latest IrDA® physical layer standard for fast infrared data communication, supporting IrDA speeds up to 115.2 kbit/s (SIR) and carrier based remote control. The transceiver module consists of a PIN photodiode, an infrared emitter (IRED), and a low-power control IC to provide a total front-end solution in a single package.

This device covers an extended IrDA low power range of close to 1 m. With an external current control resistor the current can be adjusted for shorter ranges.

This Vishay SIR transceiver is built in a new smaller package using the experiences of the lead frame BabyFace technology.



#### **Features**

- Compliant to the latest IrDA physical layer specification (9.6 kbit/s 115.2 kbit/s) and TV Remote Control, bi-directional operation included.
- Operates from 2.4 V to 5.5 V within specification over full temperature range from - 30 °C to + 85 °C
- · Logic voltage 1.5 V to 5.5 V is independent of IRED driver and analog supply voltage
- Split power supply, transmitter and receiver can be operated from two power supplies with relaxed requirements saving costs, US patent
- no. 6.157.476
- Extended IrDA low power range to about 70 cm
- Typical remote control range 12 m
- Low power consumption (< 0.12 mA supply current)

#### **Applications**

- · Ideal for battery operated applications
- Telecommunication products (cellular phones, pagers)
- Digital still and video cameras
- Printers, fax machines, photocopiers, screen projectors
- Medical and industrial data collection
- Diagnostic systems
- Notebook computers, desktop PCs, palmtop computers (Win CE, Palm PC), PDAs





The RXD output pulse width is independent of the optical input pulse width and stays always at a fixed pulse width thus making the device optimum for standard endecs. TFDU4300 has a tri-state output and is floating in shut-down mode with a weak pull-up.

- Power shutdown mode (< 5 µA shutdown current in full temperature range, up to 85 °C)
- Surface mount package, low profile (2.5 mm) - (L 8.5 mm  $\times$  H 2.5 mm  $\times$  W 2.9 mm)
- High efficiency emitter
- Low profile (universal) package capable of surface mount soldering to side and top view orientation
- Directly interfaces with various super I/O and controller devices as e.g. TOIM4232
- Tri-state-receiver output, floating in shut down with a weak pull-up
- Compliant with IrDA background light specification
- EMI immunity in GSM bands > 300 V/m verified
- Lead (Pb)-free device
- Qualified for lead (Pb)-free and Sn/Pb processing (MSL4)
- Device in accordance with RoHS 2002/95/EC and WEEE 2002/96EC
- Internet TV boxes, video conferencing systems
- External infrared adapters (dongles)
- Data loggers
- · Kiosks, POS, point and pay devices including IrFM - applications






## **Parts Table**

Part	Description	Qty/reel
TFDU4300-TR1	Oriented in carrier tape for side view surface mounting	750 pcs
TFDU4300-TR3	Oriented in carrier tape for side view surface mounting	2500 pcs
TFDU4300-TT1	Oriented in carrier tape for top view surface mounting	750 pcs
TFDU4300-TT3	Oriented in carrier tape for top view surface mounting	2500 pcs

## **Functional Block Diagram**




## **Pin Description**

Pin number	Function	Description	I/O	Active
1	V <sub>CC2</sub> IRED anode	Connect IRED anode directly to the power supply ( $V_{CC2}$ ). IRED current can be decreased by adding a resistor in series between the power supply and IRED anode. A separate unregulated power supply can be used at this pin.		
2	11.2			
3	TXD	This Schmitt-Trigger input is used to transmit serial data when SD is low. An on-chip protection circuit disables the LED driver if the TXD pin is asserted for longer than 300 $\mu$ s. The input threshold voltage adapts to and follows the logic voltage swing defined by the applied V <sub>logic</sub> voltage.	I	High
4	RXD	Received Data Output, push-pull CMOS driver output capable of driving standard CMOS or TTL loads. During transmission the RXD output is inactive. No external pull-up or pull-down resistor is required. Floating with a weak pull-up of 500 k $\Omega$ (typ.) in shutdown mode. The voltage swing is defined by the applied $V_{logic}$ voltage	0	Low
5	SD	Shutdown. The input threshold voltage adapts to and follows the logic voltage swing defined by the applied V <sub>logic</sub> voltage.	ı	High
6	V <sub>CC1</sub>	Supply voltage		
7	V <sub>logic</sub>	V <sub>logic</sub> defines the logic voltage level of the I/O ports to adap the logic voltage swing to the IR controller. The RXD output range is from 0 V to V <sub>logic</sub> , for optimum noise suppression the inputs- logic decision level is 0.5 x V <sub>logic</sub>	ı	
8	GND	Ground		

# VISHAY.

#### Pinout

TFDU4300 weight 75 mg



#### **Definitions:**

In the Vishay transceiver data sheets the following nomenclature is used for defining the IrDA® operating modes:

SIR: 2.4 kbit/s to 115.2 kbit/s, equivalent to the basic serial infrared standard with the physical layer version IrPhy 1.0

MIR: 576 kbit/s to 1152 kbit/s

FIR: 4 Mbit/s VFIR: 16 Mbit/s

MIR and FIR were implemented with IrPhy 1.1, followed by IrPhy 1.2, adding the SIR Low Power Standard. IrPhy 1.3 extended the Low Power Option to MIR and FIR and VFIR was added with IrPhy 1.4. A new version of the standard in any case obsoletes the former version.

With introducing the updated versions the old versions are obsolete. Therefore the only valid IrDA standard is the actual version IrPhy 1.4 (in Oct. 2002).

## **Absolute Maximum Ratings**

Reference point ground (pin 8) unless otherwise noted.

Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.

Parameter	Test conditions	Symbol	Min.	Тур.	Max.	Unit
Supply voltage range, transceiver	- 0.3 V < V <sub>CC2</sub> < 6 V - 0.5 V < V <sub>logic</sub> < 6 V	V <sub>CC1</sub>	- 0.5		+ 6.0	V
Supply voltage range, transmitter	- 0.5 V < V <sub>CC1</sub> < 6 V - 0.5 V < V <sub>logic</sub> < 6 V	V <sub>CC2</sub>	- 0.5		+ 6.0	V
Supply voltage range, V <sub>logic</sub>	- 0.5 V < V <sub>CC1</sub> < 6 V - 0.3 V < V <sub>CC2</sub> < 6 V	V <sub>logic</sub>	- 0.5		+ 6.0	V
RXD output voltage	- 0.5 V < V <sub>CC1</sub> < 6 V - 0.3 V < V <sub>logic</sub> < 6 V	V <sub>RXD</sub>	- 0.5		V <sub>logic</sub> + 0.5	V
Voltage at all inputs Note: $V_{in} \ge V_{CC1}$ is allowed		V <sub>IN</sub>	- 0.5		+ 6.0	V
Input current for all pins, except IRED anode pin					10	mA
Output sinking current					25	mA
Power dissipation	see derating curve	$P_{D}$			250	mW
Junction temperature		$T_J$			125	°C
Ambient temperature range (operating)		T <sub>amb</sub>	- 30		+ 85	°C
Storage temperature range		T <sub>stg</sub>	- 40		+ 100	°C
Soldering temperature see recommended solder profile		-			260	°C
Average output current, pin 1		I <sub>IRED(DC)</sub>			125	mA
Repetitive pulsed output current, pin 1 to pin 2 $t < 90 \mu s$ , $t_{on} < 20 \%$		I <sub>IRED(RP)</sub>			600	mA

## Eye safety information

Parameter	Test conditions	Symbol	Min.	Тур.	Max.	Unit
Virtual source size	Method: (1-1/e) encircled energy	d	1.3	1.8		mm
Maximum intensity for class 1  IEC60825-1 or EN60825-1, edition  Jan. 2001, operating below the absolute maximum ratings		l <sub>e</sub>			1) (500) <sup>2)</sup>	mW/sr

#### Notes:

**Note:** We apologize to use sometimes in our documentation the abbreviation LED and the word light emitting diode instead of Infrared Emitting Diode (IRED) for IR-emitters. That is by definition wrong; we are here following just a bad trend.

Typical values are for design aid only, not guaranteed nor subject to production testing and may vary with time.

<sup>1)</sup> Due to the internal limitation measures the device is a "class 1" device under all conditions.

<sup>2)</sup> IrDA specifies the max. intensity with 500 mW/sr.





### **Electrical Characteristics**

## **Transceiver**

Tested at  $T_{amb}$  = 25 °C,  $V_{CC1}$  =  $V_{CC2}$  = 2.7 V to 5.5 V unless otherwise noted. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.

Parameter	Test conditions	Symbol	Min.	Тур.	Max.	Unit
Supply voltage	Remark: For 2.4 V < V <sub>CC1</sub> < 2.6 V at T <sub>amb</sub> < - 25 °C a minor reduction of the receiver sensitivity may occur	V <sub>CC1</sub>	2.4		5.5	V
Idle supply current at V <sub>CC1</sub>	SD = Low, $E_e = 1 \text{ k/x}^{1)}$ , $T_{amb} = -25 \text{ °C to} + 85 \text{ °C}$ , $V_{CC1} = V_{CC2} = 2.7 \text{ V to } 5.5 \text{ V}$	I <sub>CC1</sub>		90	130	μΑ
(receive mode, no signal)	SD = Low, $E_e = 1 \text{ klx}^{1)}$ , $T_{amb} = 25 ^{\circ}\text{C}$ , $V_{CC1} = V_{CC2} = 2.7 \text{V to } 5.5 \text{V}$	I <sub>CC1</sub>		75		μΑ
Idle supply current at V <sub>logic</sub> (receive mode, no signal)	SD = Low, $E_e = 1 \text{ klx}^{1)}$ , $V_{log}$ , pin 7, no signal, no load at RXD	I <sub>log</sub>			1	μΑ
Average dynamic supply current, transmitting	I <sub>IRED</sub> = 300 mA, 20 % Duty Cycle	I <sub>CC1</sub>			0.65	mA
	SD = High, T = 25 °C, $E_e = 0 \text{ klx}$	$I_{SD}$			0.1	μΑ
Standby supply current	SD = High, T = 70 °C	$I_{SD}$			2	μΑ
	SD = High, T = 85 °C	I <sub>SD</sub>			3	μΑ
Standby supply current, V <sub>logic</sub>	no signal, no load	I <sub>log</sub>			1	μΑ
Operating temperature range		T <sub>A</sub>	- 30		+ 85	°C
Output voltage low, RXD	C <sub>Load</sub> = 15 pF	$V_{OL}$	- 0.5		0.15 x V <sub>logic</sub>	V
Output voltage high, RXD	I <sub>OH</sub> = - 500 μA I <sub>OH</sub> = - 250 μA, C <sub>Load</sub> = 15 pF	V <sub>OH</sub>	0.8 x V <sub>logic</sub>		$V_{logic} + 0.5$ $V_{logic} + 0.5$	V
RXD to V <sub>CC1</sub> impedance	OII I Z LOZU I	R <sub>RXD</sub>	400	500	600	kΩ
Input voltage low (TXD, SD)		V <sub>IL</sub>	- 0.5		0.5	V
Input voltage high (TXD, SD)	CMOS level <sup>2)</sup> , V <sub>logic</sub> ≥ 2.5 V	V <sub>IH</sub>	V <sub>logic</sub> - 0.5		6	٧
Input voltage high (TXD, SD)	CMOS level <sup>2)</sup> , V <sub>logic</sub> < 2.5 V	V <sub>IH</sub>	0.8 x V <sub>logic</sub>		6	V
Input leakage current (TXD, SD)	$V_{IN} = 0.9 \times V_{logic}$	I <sub>ICH</sub>	- 2		+ 2	μΑ
Controlled pull down current	SD, TXD = "0" to "1", V <sub>IN</sub> < 0.15 V <sub>logic</sub>	I <sub>IRTx</sub>			+ 150	μΑ
Controlled pull down current	SD, TXD = "0" to "1", V <sub>IN</sub> > 0.7 V <sub>logic</sub>	I <sub>IRTx</sub>	- 1	0	1	μΑ
Input capacitance (TXD, SD)		C <sub>IN</sub>			5	pF

#### Notes:

<sup>1)</sup> Standard illuminant A.

<sup>&</sup>lt;sup>2)</sup> To provide an improved immunity with increasing  $V_{logic}$  the typical threshold level is increasing with  $V_{logic}$  and set to 0.5 x  $V_{logic}$ . It is recommended to use the specified min/max values to avoid increased operating current.



## **Optoelectronic Characteristics**

#### Receiver

Tested at  $T_{amb}$  = 25 °C,  $V_{CC1}$  =  $V_{CC2}$  = 2.7 V to 5.5 V unless otherwise noted.

Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.

Parameter	Test conditions	Symbol	Min.	Тур.	Max.	Unit
Minimum irradiance E <sub>e</sub> in angular range <sup>2)</sup>	9.6 kbit/s to 115.2 kbit/s $\lambda = 850 \text{ nm to } 900 \text{ nm}; \alpha = 0^{\circ}, 15^{\circ}$	E <sub>e</sub>		40 (4)	80 (8)	mW/m <sup>2</sup> (μW/cm <sup>2)</sup>
Maximum Irradiance E <sub>e</sub> In Angular Range <sup>3)</sup>	$\lambda$ = 850 nm to 900 nm	E <sub>e</sub>		5 (500)		kW/m <sup>2</sup> (mW/cm <sup>2</sup> )
Maximum no detection irradiance 1)	$\lambda$ = 850 nm to 900 nm $t_{f}$ , $t_{f}$ < 40 ns, $t_{po}$ = 1.6 $\mu s$ at f = 115 kHz, no output signal allowed	E <sub>e</sub>	4 (0.4)			mW/m <sup>2</sup> (μW/cm <sup>2)</sup>
Rise time of output signal	10 % to 90 %, C <sub>L</sub> = 15 pF	t <sub>r(RXD)</sub>	20		100	ns
Fall time of output signal	90 % to 10 %, C <sub>L</sub> = 15 pF	t <sub>f(RXD)</sub>	20		100	ns
RXD pulse width of output signal	input pulse length > 1.2 μs	t <sub>PW</sub>	1.65	2.0	3.0	μs
Stochastic jitter, leading edge	input irradiance = 100 mW/m², ≤ 115.2 kbit/s				250	ns
Standby/shutdown delay, after shutdown active or receiver startup time power-on					150	μs
Latency		t <sub>L</sub>		100	150	μs

#### Notes:

#### **Transmitter**

Tested at  $T_{amb}$  = 25 °C,  $V_{CC1}$  =  $V_{CC2}$  = 2.7 V to 5.5 V unless otherwise noted. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.

Parameter	Test conditions	Symbol	Min.	Тур.	Max.	Unit
IRED operating current limitation	No external resistor for current limitation <sup>1)</sup>	I <sub>D</sub>	250	300	350	mA
Forward voltage of built-in IRED	I <sub>f</sub> = 300 mA	$V_{f}$	1.4	1.8	1.9	V
Output leakage IRED current	$TXD = 0 V, 0 < V_{CC1} < 5.5 V$	I <sub>IRED</sub>	- 1		1	μΑ
	$\alpha$ = 0°, 15° TXD = High, SD = Low	l <sub>e</sub>	30	65		mW/sr
Output radiant intensity	$V_{CC1} = 5.0 \text{ V}, \alpha = 0^{\circ}, 15^{\circ}$ TXD = Low or SD = High (Receiver is inactive as long as SD = High)	I <sub>e</sub>			0.04	mW/sr
Output radiant intensity, angle of half intensity		α		± 24		0
Peak - emission wavelength 2)		$\lambda_{p}$	880		900	nm
Spectral bandwidth		Δλ		45		nm
Optical rise time, fall time		t <sub>ropt</sub> , t <sub>fopt</sub>			100	ns
Optical output pulse duration	input pulse width 1.6 < t <sub>TXD</sub> < 20 μs	t <sub>opt</sub>	t <sub>TXD</sub> - 0.15		t <sub>TXD</sub> + 0.15	μs
Optical output pulse duration	input pulse width $t_{TXD} \ge 20 \mu s$	t <sub>opt</sub>		20	300	μs
Optical overshoot					25	%

#### Notes:

<sup>1)</sup> Equivalent to IrDA background light and electromagnetic field test: fluorescent lighting immunity.

<sup>&</sup>lt;sup>2)</sup> IrDA sensitivity definition: **minimum irradiance** E<sub>e</sub> in angular range, power per unit area. The receiver must meet the BER specification while the source is operating at the minimum intensity in angular range into the minimum half-angular range at the maximum link length.

<sup>&</sup>lt;sup>3)</sup> **Maximum irradiance E<sub>e</sub> in angular range**, power per unit area. The optical delivered to the detector by a source operating at the maximum intensity in angular range at minimum link length must not cause receiver overdrive distortion and possible related link errors. If placed at the active output interface reference plane of the transmitter, the receiver must meet its bit error ratio (BER). For more definitions see the document "Symbols and Terminology" on the Vishay website (http://www.vishay.com/doc?82512).

<sup>&</sup>lt;sup>1)</sup> Using an external current limiting resistor is allowed and recommended to reduce IRED intensity and operating current when current reduction is intended to operate at the IrDA low power conditions. E.g. for  $V_{CC2} = 3.3 \text{ V}$  a current limiting resistor of  $R_S = 56 \Omega$  will allow a power minimized operation at IrDA low power conditions.

<sup>&</sup>lt;sup>2)</sup> Note: Due to this wavelength restriction compared to the IrDA spec of 850 nm to 900 nm the transmitter is able to operate as source for the standard remote control applications with codes as e.g. Phillips RC5/RC6<sup>®</sup> or RECS 80.



## **Recommended Circuit Diagram**

Operated with a clean low impedance power supply the TFDU4300 needs no additional external components. However, depending on the entire system design and board layout, additional components may be required (see figure 1).




Figure 1. Recommended Application Circuit

#### \*) R1 is optional when reduced intensity is used

The capacitor C1 is buffering the supply voltage and eliminates the inductance of the power supply line. This one should be a Tantalum or other fast capacitor to guarantee the fast rise time of the IRED current. The resistor R1 is the current limiting resistor, which may be used to reduce the operating current to levels below the specified controlled values for saving battery power.

Vishay's transceivers integrate a sensitive receiver and a built-in power driver. The combination of both needs a careful circuit board layout. The use of thin, long, resistive and inductive wiring should be avoided. The shutdown input must be grounded for normal operation, also when the shutdown function is not used.

Table 1.

Recommended Application Circuit

Components

Component	Recommended value	Vishay part number
C1	4.7 μF, 16 V	293D 475X9 016B
C2	0.1 μF, Ceramic	VJ 1206 Y 104 J XXMT
R1	depends on current to be adjusted	
R2	47 Ω, 0.125 W	CRCW-1206-47R0-F-RT1

The inputs (TXD, SD) and the output RXD should be directly connected (DC - coupled) to the I/O circuit. The capacitor C2 combined with the resistor R2 is the low pass filter for smoothing the supply voltage. R2, C1 and C2 are optional and dependent on the quality of the supply voltages VCC1 and injected noise. An unstable power supply with dropping voltage during transmision may reduce the sensitivity (and transmission range) of the transceiver.

The placement of these parts is critical. It is strongly recommended to position C2 as close as possible to the transceiver pins.

When extended wiring is used as in bench tests the inductance of the power supply can cause dynamically a voltage drop at VCC2. Often some power supplies are not able to follow the fast current rise time. In that case another 4.7  $\mu$ F (type, see table under C1) at VCC2 will be helpful.

Under extreme EMI conditions as placing an RF-transmitter antenna on top of the transceiver, we recommend to protect all inputs by a low-pass filter, as a minimum a 12 pF capacitor, especially at the RXD port. The transceiver itself withstands EMI at a GSM frequencies above 500 V/m. When interference is observed, the wiring to the inputs picks it up. It is verified by DPI measurements that as long as the interfering RF - voltage is below the logic threshold levels of the inputs and equivalent levels at the outputs no interferences are expected.

One should keep in mind that basic RF - design rules for circuits design should be taken into account. Especially longer signal lines should not be used without termination. See e.g. "The Art of Electronics" Paul Horowitz, Winfield Hill, 1989, Cambridge University Press, ISBN: 0521370957.






Figure 2. Typical application circuit

Figure 2 shows an example of a typical application for to work with low voltage logic (connected to  $V_{DD}$ ), a seperate supply voltage  $V_{S}$  and using the transceiver with the IRED Anode connected to the unregulated battery  $V_{batt}$ . This method reduces the peak load of the regulated power supply and saves therefore costs. Alternatively all supplies can also be tied to only one voltage source. R1 and C1 are not used in this case and are depending on the circuit design in most cases not necessary.

#### I/O and Software

In the description, already different I/Os are mentioned. Different combinations are tested and the function verified with the special drivers available from the I/O suppliers. In special cases refer to the I/O manual, the Vishay application notes, or contact directly Vishay Sales, Marketing or Application. For operating at RS232 ports the ENDEC TOIM4232 is recommended.

## **Current Derating Diagram**

Figure 3 shows the maximum operating temperature when the device is operated without external current limiting resisor.




Figure 3. Current Derating Diagram

Table 2. Truth table

		Inputs	Out	puts	Remark	
SD	TXD	Optical input irradiance mW/m <sup>2</sup>	RXD	Transmitter	Operation	
high > 1 ms	х	x	weakly pulled (500 k $\Omega$ ) to V <sub>CC1</sub>	0	Shutdown	
low	high	x	high inactive	l <sub>e</sub>	Transmitting	
low	high > 50 μs	x	high inactive	0	Protection is active	
low	low	< 4	high inactive	0	Ignoring low signals below the IrDA® defined threshold for noise immunity	
low	low	> Min. irradiance E <sub>e</sub> < Max. irradiance E <sub>e</sub>	low (active)	0	Response to an IrDA <sup>®</sup> compliant optical input signal	
low	low	> Max. Irradiance E <sub>e</sub>	undefined	0	Overload conditions can cause unexpected outputs	





#### **Recommended Solder Profiles**

#### Solder Profile for Sn/Pb Soldering




Figure 4. Recommended Solder Profile for Sn/Pb soldering

#### Lead (Pb)-free, Recommended Solder Profile

The TFDU4300 is a lead (Pb)-free transceiver and qualified for lead (Pb)-free processing. For lead (Pb)-free solder paste like Sn (3.0 - 4.0) Ag (0.5 - 0.9) Cu, there are two standard reflow profiles: Ramp-Soak-Spike (RSS) and Ramp-To-Spike (RTS). The Ramp-Soak-Spike profile was developed primarily for reflow ovens heated by infrared radiation. With widespread use of forced convection reflow ovens the Ramp-To-Spike profile is used increasingly. Shown below in figure 5 and 6 are VISHAY's recommended profiles for use with the TFDU4300 transceivers. For more details please refer to the application note "SMD Assembly Instructions" (http://www.vishay.com/doc?82602).

A ramp-up rate less than 0.9 °C/s is not recommended. Ramp-up rates faster than 1.3 °C/s could damage an optical part because the thermal conductivity is less than compared to a standard IC.

#### **Wave Soldering**

For TFDUxxxx and TFBSxxxx transceiver devices wave soldering is not recommended.

#### **Manual Soldering**

Manual soldering is the standard method for lab use. However, for a production process it cannot be recommended because the risk of damage is highly dependent on the experience of the operator. Nevertheless, we added a chapter to the above mentioned application note, describing manual soldering and desoldering.

#### **Storage**

The storage and drying processes for all VISHAY transceivers (TFDUxxxx and TFBSxxx) are equivalent to MSL4.

The data for the drying procedure is given on labels on the packing and also in the application note "Taping, Labeling, Storage and Packing" (http://www.vishay.com/doc?82601).




Figure 5. Solder Profile, RSS Recommendation






Figure 6. RTS Recommendation




## Package Dimensions in mm






Drawing-No.: 6.550-5252.01-4 Issue: 2; 12.10.04 20627



## Reel Dimensions in mm



Reel hub 2:1

Drawing-No.: 9.800-5090.01-4

Issue: 1; 29.11.05

Form of the leave open of the wheel is supplier specific.

Dimension acc. to IEC EN 60 286-3




technical drawings according to DIN specifications

Tape width	A max.	N	W <sub>1</sub> min.	W <sub>2</sub> max.	W <sub>3</sub> min.	W <sub>3</sub> max.
mm	mm	mm	mm	mm	mm	mm
16	180	60	16.4	22.4	15.9	19.4
16	330	50	16.4	22.4	15.9	19.4

# VISHAY.

# Tape Dimensions in mm



Drawing-No.: 9.700-5280.01-4 Issue: 1; 03.11.03


19855

Drawing-No.: 9.700-5280.01-4

Issue: 1; 03.11.03

Figure 7. Tape drawing, TFDU4300 for top view mounting





Drawing-No.: 9.700-5279.01-4 Issue: 1; 08.12.04

19856

Drawing-No.: 9.700-5279.01-4

Issue: 1; 08.12.04

Figure 8. Tape drawing, TFDU4300 for side view mounting



Vishay

## **Disclaimer**

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Document Number: 91000 Revision: 18-Jul-08