

# STMPE811

## 8-bit port expander with advanced touchscreen controller


Preliminary Data

### Features

- 8 GPIOs
- 1.8 3.3 V operating voltage
- Integrated 4-wire touchscreen controller
- Interrupt output pin
- Wakeup feature on each I/O
- SPI and I<sup>2</sup>C interface
- Up to 2 devices sharing the same bus in I<sup>2</sup>C mode (1 address line)
- 8-input 12-bit ADC
- 128-depth buffer touchscreen controller
- Touchscreen movement detection algorithm
- 25 kV air-gap ESD protection (system level)
- 4 kV HBM ESD protection (device level)

### Applications

- Portable media players
- Game consoles
- Mobile and smart phones



## Description

The STMPE811 is a GPIO (general purpose input/output) port expander able to interface a main digital ASIC via the two-line bidirectional bus (I<sup>2</sup>C). A separate GPIO expander is often used in mobile multimedia platforms to solve the problems of the limited amount of GPIOs typically available on the digital engine.

The STMPE811 offers great flexibility, as each I/O can be configured as input, output or specific functions. The device has been designed with very low quiescent current and includes a wakeup feature for each I/O, to optimize the power consumption of the device.

A 4-wire touchscreen controller is built into the STMPE811. The touchscreen controller is enhanced with a movement tracking algorithm to avoid excessive data, 128 x 32 bit buffer and a programmable active window feature.

#### Table 1. Device summary

Order code	Package	Packaging
STMPE811QTR	QFN16	Tape and reel

June 2008

## Contents

1	STM	PE811 functional overview4
2	Pin	configuration and functions5
	2.1	Pin functions
3	I2C a	and SPI interface
	3.1	Interface selection
4	I2C i	nterface
	4.1	I2C features
	4.2	Data input
	4.3	Read operation
	4.4	Write operations
5	SPI	nterface
	5.1	SPI protocol definition
		5.1.1 Register read
		5.1.2 Register write
		5.1.3 Termination of data transfer
	5.2	SPI timing modes
		5.2.1 SPI timing definition
6	STM	PE811 registers16
7	Syst	em and identification registers
8	Inter	rupt system
9	Ana	og-to-digital converter 25
10	Touc	hscreen controller
	10.1	Driver and switch control unit 29
11	Touc	hscreen controller programming sequence



#### STMPE811

12	Temperature sensor   43	3
13	GPIO controller	
	13.0.1 Power-up reset (POR) 4	В
14	Maximum rating	9
	14.1 Recommended operating conditions 49	Э
15	Electrical specifications	D
16	Package mechanical data 52	2
17	Revision history	3




# 1 STMPE811 functional overview

The STMP811 consists of the following blocks:

- I<sup>2</sup>C and SPI interface
- Analog-to-digital converver (ADC)
- Touchscreen controller (TSC)
- Driver and switch control unit
- Temperature sensor
- GPIO controller


#### Figure 1. STMPE811 functional block diagram





# 2 Pin configuration and functions

#### Figure 2. STMPE811 pin configuration (top through view)



#### Table 2.Pin assignments

Pin	Name	Function
1	Y-	Y-/GPIO-7
2	INT	Interrupt output
3	A0/Data Out	I <sup>2</sup> C address in Reset, Data out in SPI mode
4	SCLK	I <sup>2</sup> C/SPI clock
5	SDAT	I <sup>2</sup> C data/SPI CS
6	V <sub>CC</sub>	1.8 -3.3 V supply voltage
7	Data in	SPI Data In
8	INO	IN0/GPIO-0
9	IN1	IN1/GPIO-1/MODE In RESET state, MODE selects the type of serial interface "0" - I <sup>2</sup> C "1" - SPI
10	GND	Ground
11	IN2	IN2/GPIO-2
12	IN3	IN3/GPIO-3
13	X+	X+/GPIO-4
14	Vio	Supply for touchscreen driver and GPIO
15	Y+	Y+/GPIO-5
16	Х-	X-/GPIO-6



### 2.1 Pin functions

The STMPE811 is designed to provide maximum features and flexibility in a very small pincount package. Most of the pins are multi-functional. The following table shows how to select the pin's function.

Pin	GI	PIO alternate function reg	ister
F III	0		1
		ADC control 1	bit 1 (RefSel)
		0	1
INO	GPIO-0	A	C
IN1	GPIO-1	AI	00
IN2	GPIO-2	ADC	External reference +
IN3	GPIO-3	ADC	External reference -
		TSC control	1 bit 0 (EN)
		0	1
X+	GPIO-4	ADC TSC X+	
Y+	GPIO-5	ADC TSC Y+	
X-	GPIO-6	ADC TSC X-	
Y-	GPIO-7	ADC	TSC Y-

Table 3. Pin configuration



# 3 I<sup>2</sup>C and SPI interface

### 3.1 Interface selection

The STMPE811 interfaces with the host CPU via a  $I^2C$  or SPI interface. The pin IN\_1 allows the selection of interface protocol at reset state.






Table 4.	Interface	selection	pins
----------	-----------	-----------	------


Pin	I <sup>2</sup> C function	SPI function	Reset state
3	Address 0	Data out	CPHA for SPI
4	CLOCK	CLOCK	
5	SDATA	CS	CPOL_N for SPI
7	_	Data in	
9	MODE	I <sup>2</sup> C set to '0'	Set to '1' for SPI



# 4 I<sup>2</sup>C interface

The addressing scheme of STMPE811 is designed to allow up to 2 devices to be connected to the same  $I^2C$  bus.







#### Table 5.I<sup>2</sup>C address

ADDR0	Address	Note
0	0 x 82	
1	0 x 88	

For the bus master to communicate to the slave device, the bus master must initiate a Start condition and be followed by the slave device address. Accompanying the slave device adress, is a read/write bit (R/W). The bit is set to 1 for read and 0 for write operation. If a match occurs on the slave device address, the corresponding device gives an acknowledge on the SDA during the 9<sup>th</sup> bit time. If there is no match, it deselects itself from the bus by not responding to the transaction.





Symbol	Parameter	Min	Тур	Max	Uni
f <sub>SCL</sub>	SCL clock frequency	0		400	kHz
t <sub>LOW</sub>	Clock low period	1.3			μS
t <sub>HIGH</sub>	Clock high period	600			ns
t <sub>F</sub>	SDA and SCL fall time			300	ns
t <sub>HD:STA</sub>	START condition hold time (after this period the first clock is generated)	600			ns
t <sub>SU:STA</sub>	START condition setup time (only relevant for a repeated start period)	600			ns
t <sub>SU:DAT</sub>	Data setup time	100			ns
t <sub>HD:DAT</sub>	Data hold time	0			μ <b>S</b>
t <sub>SU:STO</sub>	STOP condition setup time	600			ns
t <sub>BUF</sub>	Time the bus must be free before a new transmission can start	1.3			μ <b>S</b>

Table 6.I<sup>2</sup>C timing

## 4.1 I<sup>2</sup>C features

The features that are supported by the I<sup>2</sup>C interface are listed below:

- I<sup>2</sup>C slave device
- Operates at 1.8 V
- Compliant to Philips I<sup>2</sup>C specification version 2.1
- Supports standard (up to 100 Kbps) and fast (up to 400 Kbps) modes

#### Start condition

A Start condition is identified by a falling edge of SDATA while SCLK is stable at high state. A Start condition must precede any data/command transfer. The device continuously monitors for a Start condition and does not respond to any transaction unless one is encountered.

#### **Stop condition**

A Stop condition is identified by a rising edge of SDATA while SCLK is stable at high state. A Stop condition terminates communication between the slave device and the bus master. A read command that is followed by NoAck can be followed by a Stop condition to force the slave device into idle mode. When the slave device is in idle mode, it is ready to receive the next I<sup>2</sup>C transaction. A Stop condition at the end of a write command stops the write operation to registers.

#### Acknowledge bit

The acknowledge bit is used to indicate a successful byte transfer. The bus transmitter releases the SDATA after sending eight bits of data. During the ninth bit, the receiver pulls the SDATA low to acknowledge the receipt of the eight bits of data. The receiver may leave the SDATA in high state if it does not acknowledge the receipt of the data.



57


### 4.2 Data input

The device samples the data input on SDATA on the rising edge of the SCLK. The SDATA signal must be stable during the rising edge of SCLK and the SDATA signal must change only when SCLK is driven low.

Mode	Byte	Programming sequence		
		Start, Device address, $R/\overline{W} = 0$ , Register address to be read		
		Restart, Device address, $R/\overline{W} = 1$ , Data Read, Stop		
Read ≥1		If no Stop is issued, the Data Read can be continuously performed. If the register address falls within the range that allows an address auto- increment, then the register address auto-increments internally after every byte of data being read.		
		Start, Device address, $R/\overline{W} = 0$ , Register address to be written, Data Write, Stop		
Write	≥1	If no Stop is issued, the Data Write can be continuously performed. If the register address falls within the range that allows address auto- increment, then the register address auto-increments internally after every byte of data being written in. For those register addresses that fall within a non-incremental address range, the address will be kept static throughout the entire write operation. Refer to the memory map table for the address ranges that are auto and non-increment.		

Table 7.Operating modes





### 4.3 Read operation

A write is first performed to load the register address into the Address Counter but without sending a Stop condition. Then, the bus master sends a reStart condition and repeats the Device Address with the R/W bit set to 1. The slave device acknowledges and outputs the content of the addressed byte. If no additional data is to be read, the bus master must not acknowledge the byte and terminates the transfer with a Stop condition.

If the bus master acknowledges the data byte, then it can continue to perform the data reading. To terminate the stream of data bytes, the bus master must not acknowledge the last output byte, and be followed by a Stop condition. If the address of the register written into the Address Counter falls within the range of addresses that has the auto-increment function, the data being read will be coming from consecutive addresses, which the internal Address Counter automatically increments after each byte output. After the last memory address, the Address Counter 'rolls-over' and the device continues to output data from the memory addresses, the output data byte comes from the same address (which is the address referred by the Address Counter).

#### Acknowledgement in read operation

For the above read command, the slave device waits, after each byte read, for an acknowledgement during the ninth bit time. If the bus master does not drive the SDA to a low state, then the slave device terminates and switches back to its idle mode, waiting for the next command.

#### 4.4 Write operations

A write is first performed to load the register address into the Address Counter without sending a Stop condition. After the bus master receives an acknowledgement from the slave device, it may start to send a data byte to the register (referred by the Address Counter). The slave device again acknowledges and the bus master terminates the transfer with a Stop condition.

If the bus master needs to write more data, it can continue the write operation without issuing the Stop condition. Whether the Address Counter autoincrements or not after each data byte write depends on the address of the register written into the Address Counter. After the bus master writes the last data byte and the slave device acknowledges the receipt of the last data, the bus master may terminate the write operation by sending a Stop condition. When the Address Counter reaches the last memory address, it 'rolls-over' to the next data byte write.

57

### 5 SPI interface

The SPI interface in STMPE811 uses a 4-wire communication connection (DATA IN, DATA OUT, CLK, CS). In the diagram, "Data in" is referred to as MOSI (master out slave in) and "DATA out" is referred to as MISO (master in slave out).

### 5.1 SPI protocol definition

The SPI (serial peripheral interface) follows a byte sized transfer protocol. All transfers begin with an assertion of CS\_n signal (falling edge). The protocol for reading and writing is different and the selection between a read and a write cycle is dependent on the first captured bit on the slave device. A '1' denotes a read operation and a '0' denotes a write operation. The SPI protocol defined in this section is shown in Figure 3.

The following are the main features supported by this SPI implementation.

- Support of 1 MHz maximum clock frequency.
- Support for autoincrement of address for both read and write.
- Full duplex support for read operation.
- Daisy chain configuration support for write operation.
- Robust implementation that can filter glitches of up to 50 ns on the CS\_n and SCL pins.
- Support for all 4 modes of SPI as defined by the CPHA, CPOL bits on SPICON.

#### 5.1.1 Register read

The following steps need to be followed for register read through SPI.

- 1. Assert CS\_n by driving a '0' on this pin.
- 2. Drive a '1' on the first SCL launch clock on MOSI to select a read operation.
- 3. The next 7 bits on MOSI denote the 7-bit register address (MSB first).
- 4. The next address byte can now be transmitted on the MOSI. If the autoincrement bit is set, the following address transmitted on the MOSI is ignored. Internally, the address is incremented. If the autoincrement bit is not set, then the following byte denotes the address of the register to be read next.
- 5. Read data is transmitted by the slave device on the MISO (MSB first), starting from the launch clock following the last address bit on the MOSI.
- 6. Full duplex read operation is achieved by transmitting the next address on MOSI while the data from the previous address is available on MISO.
- 7. To end the read operation, a dummy address of all 0's is sent on MOSI.



#### 5.1.2 Register write

The following steps need to be followed for register write through SPI.

- 1. Assert CS\_n by driving a '0' on this pin.
- 2. Drive a '0' on the first SCL launch clock on MOSI to select a write operation.
- 3. The next 7 bits on MOSI denote the 7-bit register address (MSB first).
- 4. The next byte on the MOSI denotes data to be written.
- 5. The following transmissions on MOSI are considered byte-sized data. The register address to which the following data is written depends on whether the autoincrement bit in the SPICON register is set. If this bit has been set previously, the register address is incremented for data writes.

#### 5.1.3 Termination of data transfer

A transfer can be terminated before the last launch edge by deasserting the CS\_n signal. If the last launch clock is detected, it is assumed that the data transfer is successful.

### 5.2 SPI timing modes

The SPI timing modes are defined by CPHA and CPOL,CPHA and CPOL are read from the "SDAT" and "A0" pins during power-up reset. The following four modes are defined according to this setting.

Table 8. SPI timing modes

CPOL_N (SDAT pin)	CPOL	CPHA (ADDR pin)	Mode
0	1	0	0
0	1	1	1
1	0	0	2
1	0	1	3

The clocking diagrams of these modes are shown in ON reset. The device always operates in mode 0. Once the bits are set in the SPICON register, the mode change takes effect on the next transaction defined by the CS\_n pin being deasserted and asserted.



## 5.2.1 SPI timing definition

### Table 9. SPI timing specification

Symbol	Description	Timing			Unit
Symbol	Description	Min	Тур	Max	Unit
t <sub>CSS</sub>	CS_n falling to first capture clock	1			μ <b>S</b>
t <sub>CL</sub>	Clock low period	500			ns
t <sub>CH</sub>	Clock high period	500			ns
t <sub>LDI</sub>	Launch clock to MOSI data valid			20	ns
t <sub>LDO</sub>	Launch clock to MISO data valid			330	μ <b>S</b>
t <sub>DI</sub>	Data on MOSI valid	1			μS
tccs	Last clock edge to CS_n high	1			μ <b>S</b>
<sup>t</sup> сsн	CS_n high period	2			μ <b>S</b>
t <sub>CSCL</sub>	CS_n high to first clock edge	300			ns
t <sub>CSZ</sub>	CS_n high to tri-state on MISO	1			μ <b>S</b>






Figure 7. SPI timing specification



## 6 STMPE811 registers

This section lists and describes the registers of the STMPE811 device, starting with a register map and then provides detailed descriptions of register types.

Address	Register name	Bit	Туре	Reset value	Function	
0x00	CHIP_ID	16	R	0x0811	Device identification	
0x02	ID_VER	8	R	0x01	Revision number 0x01 for engineering sample 0x02 for final silicon	
0x03	SYS_CTRL1	8	R/W	0x00	Reset control	
0x04	SYS_CTRL2	8	R/W	0x0F	Clock control	
0x08	SPI_CFG	8	R/W	0x01	SPI interface configuration	
0x09	INT_CTRL	8	R/W	0x00	Interrupt control register	
0x0A	INT_EN	8	R/W	0x00	Interrupt enable register	
0x0B	INT_STA	8	R	0x10	interrupt status register	
0x0C	GPIO_EN	8	R/W	0x00	GPIO interrupt enable register	
0x0D	GPIO_INT_STA	8	R	0x00	GPIO interrupt status register	
0x0E	ADC_INT_EN	8	R/W	0x00	ADC interrupt enable register	
0x0F	ADC_INT_STA	8	R	0x00	ADC interrupt status register	
0x10	GPIO_SET_PIN	8	R/W	0x00	GPIO set pin register	
0x11	GPIO_CLR_PIN	8	R/W	0x00	GPIO clear pin register	
0x12	GPIO_MP_STA	8	R/W	0x00	GPIO monitor pin state register	
0x13	GPIO_DIR	8	R/W	0x00	GPIO direction register	
0x14	GPIO_ED	8	R/W	0x00	GPIO edge detect register	
0x15	GPIO_RE	8	R/W	0x00	GPIO rising edge register	
0x16	GPIO_FE	8	R/W	0x00	GPIO falling edge register	
0x17	GPIO_AF	8	R/W	0x00	Alternate function register	
0x20	ADC_CTRL1	8	R/W	0x9C	ADC control	
0x21	ADC_CTRL2	8	R/W	0x01	ADC control	
0x22	ADC_CAPT	8	R/W	0xFF	To initiate ADC data acquisition	
0x30	ADC_DATA_CH0	16	R	0x0000	ADC channel 0	
0x32	ADC_DATA_CH1	16	R	0x0000	ADC channel 1	

 Table 10.
 Register summary map table



able 10.	Register summary map table (continued)						
Address	Register name	Bit	Туре	Reset value	Function		
0x34	ADC_DATA_CH2	16	R	0x0000	ADC channel 2		
0x36	ADC_DATA_CH3	16	R	0x0000	ADC channel 3		
0x38	ADC_DATA_CH4	16	R	0x0000	ADC channel 4		
0x3A	ADC_DATA_CH5	16	R	0x0000	ADC channel 5		
0x3C	ADC_DATA_CH6	16	R	0x0000	ADC channel 6		
0x3E	ADC_DATA_CH7	16	R	0x0000	ADC channel 7		
0x40	TSC_CTRL	8	R/W	0x90	4-wire touchscreen controller setup		
0x41	TSC_CFG	8	R/W	0x00	Touchscreen controller configuration		
0x42	WDW_TR_X	16	R/W	0x0FFF	Window setup for top right X		
0x44	WDW_TR_Y	16	R/W	0x0FFF	Window setup for top right Y		
0x46	WDW_BL_X	16	R/W	0x0000	Window setup for bottom left X		
0x48	WDW_BL_Y	16	R/W	0x0000	Window setup for bottom left Y		
0x4A	FIFO_TH	8	R/W	0x00	FIFO level to generate interrupt		
0x4B	FIFO_STA	8	R/W	0x20	Current status of FIFO		
0x4C	FIFO_SIZE	8	R	0x00	Current filled level of FIFO		
0x4D	TSC_DATA_X	16	R	0x0000	Data port for touchscreen controller data access		
0x4F	TSC_DATA_Y	16	R	0x0000	Data port for touchscreen controller data access		
0x51	TSC_DATA_Z	8	R	0x0000	Data port for touchscreen controller data access		
0x52	TSC_DATA_XYZ	32	R	0x00000000	Data port for touchscreen controller data access		
0x56	TSC_FRACT_X YZ	8		0x00			
0x57	TSC_DATA	8	R	0x00	Data port for touchscreen controller data access		
0x58	TSC_I_DRIVE	8	R/W	0x00			
0x59	TSC_SHIELD	8	R/W	0x00			
0x60	TEMP_CTRL	8	R/W	0x00	Temperature sensor setup		
0x61	TEMP_DATA	8	R	0x00	Temperature data access port		
0x62	TEMP_TH	8	R/W	0x00	Threshold for temperature controlled interrupt		

 Table 10.
 Register summary map table (continued)



# 7 System and identification registers

able 11. System and identification registers map										
Address	Register name	Bit	Туре	Reset	Function					
0x00	CHIP_ID	16	R	0x0811	Device identification					
0x02	ID_VER	8	R	0x01	Revision number 0x01 for engineering sample					
0x03	SYS_CTRL1	8	R/W	0x00	Reset control					
0x04	SYS_CTRL2	8	R/W	0x0F	Clock control					
0x08	SPI_CFG	8	R/W	0x01	SPI interface configuration					

### CHIP\_ID

#### **Device identification**

Address:	0x00
Туре:	R
Reset:	0x0811
Description:	16-bit device identification

ID_VER	Revision number
Address:	0x02 (0x01 for engineering samples)
Туре:	R
Reset:	0x01
Description:	16-bit revision number



### SYS\_CTRL1

Reset control

7	6	5	4	3	2	1	0
		RE	SERVED			SOFT_RESET	HIBERNATE
Address:	0x0	03					
Туре:	R/V	V					
Reset:	0x0	00					
Description:	The	e reset cont	rol register	enables to	reset the device	9	
	DE						

- [7:2] RESERVED
  - [1] SOFT\_RESET: Reset the STMPE811 using the serial communication interface
- [0] HIBERNATE: Force the device into hibernation mode.
   Forcing the device into hibernation mode by writing '1' to this bit would disable the hot-key feature. If the hot-key feature is required, use the default auto-hibernation mode.

SYS\_CTRL2

#### **Clock control**

7	6	5		4	3	2	1	0				
_	-	-		-	TS_OFF	GPIO_OFF	TSC_OFF	ADC_OFF				
Address:		0x04	)x04									
Туре:		R/W	/W									
Reset:		0x0F										
Descriptio	n:	This register enables to switch off the clock supply										
	[7:4]	RESERVE	D									
	[3]					he temperature se mperature sensor	nsor					
<ul><li>[2] GPIO_OFF: Switch off the clock supply to the GPIO</li><li>1: Switches off the clock supply to the GPIO</li></ul>												
<ul><li>[1] TSC_OFF: Switch off the clock supplyto the touchscreen controller</li><li>1: Switches off the clock supply to the touchscreen controller</li></ul>												
	[0]	ADC_OFF	: Swit	ch off the cl	ock supply to	the ADC						

1: Switches off the clock supply to the ADC



•••-			••••				
7	6	5	4	3	2	1	0
		RESERVED			AUTO_INCR	SPI_CLK_MOD1	SPI_CLK_MOD0
Address:		0x08					
Туре:		R/W					
Reset:		0x01					
Description:		SPI interface of	configurati	on register			
	[7:3]	RESERVED					
	[2]	AUTO_INCR: B This bit defines autoincrements	whether the	•	tion follows an ad	dressing scheme t	hat internally
	[1]	SPI_CLK_MOD This bit reflects		•	0 pin during powe	er-up reset	
	[0]	SPI_CLK_MOD	0: Bitfield o	description			

This bit reflects the value of the SCAD/A0 pin during power-up reset

### SPI\_CFG

### SPI interface configuration



## 8 Interrupt system

The STMPE811 uses a 2-tier interrupt structure. The ADC interrupts and GPIO interrupts are ganged as a single bit in the "interrupt status register". The interrupts from the touchscreen controller and temperature sensor can be seen directly in the interrupt status register.




Figure 8. Interrupt system diagram



### INT\_CTRL

Interrupt control register

7	6	5	4	3	2	1	0
		RESERVED			INT_POLARITY	INT_TYPE	GLOBAL_INT
Address:		0x09					
Туре:		R/W					
Reset:		0x00					
<b>Description:</b> The interrupt control register is used to enable the interruption from a system interrupt source to the host. [7:3] RESERVED							
	[2]	INT_POLARITY 1: Active high/ris 0: Active low/falli	n polarity				
	[1]	<b>INT_TYPE</b> : This 1: Edge interrupt 0: Level interrupt	t	rupt signal require	d by the host		
	[0]	GLOBAL_INT: 7 1: Global interru		ter enable for	the interrupt syste	em	

0: Stops all interrupts



INT\_EN

#### 7 6 5 2 4 3 1 0 GPIO ADC TEMP\_SENS FIFO\_EMPTY FIFO\_FULL FIFO\_0FLOW TOUCH\_DET FIFO\_TH Address: 0x0A Type: R/W **Reset:** 0x00 **Description:** The interrupt enable register is used to enable the interruption from a system related interrupt source to the host. [7] GPIO: Any enabled GPIO interrupts [6] ADC: Any enabled ADC interrupts [5] **TEMP\_SENS**: Temperature threshold triggering [4] FIFO\_EMPTY: FIFO is empty [3] FIFO\_FULL: FIFO is full

Interrupt enable register

- [2] FIFO\_OFLOW: FIFO is overflowed[1] FIFO\_TH: FIFO is above threshold
- [0] **TOUCH\_DET**: Touch is detected

#### INT\_STA

#### Interrupt status register

7	6	5	4	3	2	1	0		
GPIO	ADC	TEMP_SENS	FIFO_EMPTY	FIFO_FULL	FIFO_OFLOW	FIFO_TH	TOUCH_DET		
Address:		0x0B							
Туре:		R							
Reset:		0x10							
Description	The interrupt status register monitors the status of the interruption from a particular interrupt source to the host. Regardless of whether the INT_EN bits are enabled, th INT_STA bits are still updated. Writing '1' to this register clears the corresponding bits. Writing '0' has no effect.								
	[7]	GPIO: Any enal	bled GPIO ir	nterrupts					
	[6]	ADC: Any enab	led ADC inte	errupts					
	[5]	TEMP_SENS:	Temperature	threshold tri	ggering				
	[4]	FIFO_EMPTY:	FIFO is emp	ty					
	[3]	FIFO_FULL: FI	FO is full						
	[2]	[2] <b>FIFO_OFLOW</b> : FIFO is overflowed							
	[1]	FIFO_TH: FIFC	is above the	reshold					
	[0]	TOUCH_DET:	Touch is dete	ected					



### GPIO\_INT\_EN

## **GPIO** interrupt enable register

7	6	5	4	3	2	1	0
				IEG[x]			
Address:		0x0C					
Туре:		R/W					
Reset:		0x10					
Description:		interrupt sour	ce to the ho odated. Wr	st. Regardle	ss of whether	ne interruption fro the IER bits are e is the correspond	nabled, the ISR
	[7:0]	IEG[x]: Interrup	t enable GPI	O mask (wher	e x = 7 to 0)		

1: Writing '1' to the IE[x] bit enables the interruption to the host

### GPIO\_INT\_STA GPIO interrupt status register

7	6	5	4	3	2	1	0
				ISG[x]			
Address:		0x0D					
Туре:		R/W					
Reset:		0x00					
Description	:	particular GPI GPIO_STA bit are the interru	O pin interr s are enabl pt status bi	upt source to ed, the GPIC ts correspon	o the host. Reg D_STA bits are	is of the interrup gardless of wheth still updated. Th IO[7:0] pins. Writ s no effect.	her or not the ne ISG[7:0] bits
	[7:0]	ISG[x]: GPIO in Read: Interrupt status Write: Writing to this re	of the GPIO	[x]. Reading th	·	ear any bits that ha	ave been set to '1'



## 9 Analog-to-digital converter

An 8-input,12-bit analog-to-digital converter (ADC) is integrated in the STMPE811. The ADC can be used as a generic analog-to-digital converter, or as a touchscreen controller capable of controlling a 4-wire resistive touchscreen.

Address	Register name	Size	Description
0x20	ADC_CTRL1	8	ADC control
0x21	ADC_CTRL2	8	ADC control
0x22	ADCCapture	8	To initiate ADC data acquisition
0x30	ADC_DATA_CH0	8	ADC channel 0 (IN3/GPIO-3)
0x32	ADC_DATA_CH1	8	ADC channel 1 (IN2/GPIO-2)
0x34	ADC_DATA_CH2	8	ADC channel 2 (IN1/GPIO-1)
0x36	ADC_DATA_CH3	8	ADC channel 3 (IN0-GPIO-0)
0x38	ADC_DATA_CH4	8	ADC channel 4 (TSC)
0x3A	ADC_DATA_CH5	8	ADC channel 5 (TSC)
0x3C	ADC_DATA_CH6	8	ADC channel 6 (TSC)
0x3E	ADC_DATA_CH7	8	ADC channel 7 (TSC)

 Table 12.
 ADC controller register summary table



## ADC\_CTRL1

ADC control 1

7	6	5	4	3	2	1	0				
RESERVED	SAMPLE_TIME2	SAMPLE_TIME1	SAMPLE_TIME0	MOD_12B	RESERVED	REF_SEL	RESERVED				
Address:	0x20										
Туре:	R/W										
Reset:	0x9C	0x9C									
Descriptio	n: ADC [7] RESE	control regist	er								
	000: 3 001: 4 010: 5 011: 6 100: 8 101: 5 110: 7	36 14 56 34 30 96	DC conversion	time in numb	er of clock						
	1: 12	_ <b>12B</b> : Selects 1 bit ADC bit ADC	10 or 12-bit AD	C operation							
	[2] RESE	RVED									
	1: Ext	SEL: Selects b ernal reference ernal reference		l or external	reference for the	e ADC					

[0] RESERVED



#### ADC\_CTRL2 **ADC control 2** 7 6 5 4 3 2 0 1 RESERVED ADC\_FREQ\_1 ADC\_FREQ\_0 Address: 0x21 Type: R/W **Reset:** 0x01 **Description:** ADC control. [7] RESERVED [6] RESERVED [5] RESERVED [4] RESERVED [3] RESERVED [2] RESERVED [1:0] ADC\_FREQ: Selects the clock speed of ADC 00: 1.625 MHz typ. 01: 3.25 MHz typ. 10: 6.5 MHz typ.

### ADC\_CAPT

11: 6.5 MHz typ.

### ADC channel data capture

7	6	5	4	3	2	1	0	
				CH[7:0]				
Address:		0x22						
Туре:		R/W						
Reset:		0xFF						
Description:		To initiate ADC d	ata acquisi	tion				
[7:0] <b>CH[7:0]</b> : ADC channel data capture Write '1' to initiate data acquisition for the corresponding channel. Writing '0' has no effect. Reads '1' if conversion is completed. Reads '0' if conversion is in progress.								



#### ADC\_DATA\_CHn

### ADC channel data registers

11	10	9	8	7	6	5	4	3	2	1	0
	DATA[11:0]										

Address: Add address

R/W

Туре:

**Reset:** 0x0000

**Description:** ADC data register 0-7 (DATA\_CHn=0 -7)

[11:0] DATA[11:0]: ADC channel data

If TSC is enabled, CH3-0 is used for TSC and all readings to these channels give 0x0000

The ADC in STMPE811 operates on an internal RC clock with a typical frequency of 6.5 MHz. The total conversion time in ADC mode depends on the "SampleTime" setting, and the clock division field 'Freq'.

The following table shows the conversion time based on 6.5 MHz, 3.25 MHz and 1.625 MHz clock.

Sample time setting	Conversion time in ADC clock	6.5 MHz (154 ns)	3.25 MHz (308 ns)	1.625 MHz (615 ns)
000	36	5.5 μs (180 kHz)	11 μs (90 kHz)	22 μs (45 kHz)
001	44	6.8 μs (147 kHz)	13.6 μs (74 kHz)	27 μs (36 kHz)
010	56	8.6 μs (116 kHz)	17.2 μs (58 kHz)	34.4 μs (29 kHz)
011	64	9.9 μs (101 kHz)	19.8 μs (51 kHz)	39.6 μs (25 kHz)
100	80	12.3 μs (81.5 kHz)	24.6 μs (41 kHz)	49.2 μs (20 kHz)
101	96	14.8 μs (67.6 kHz)	28.8 μs (33 kHz)	59.2 μs (17 kHz)
110	124	19.1 μs (52.3 kHz)	38.2 μs (26 kHz)	56.4 μs (13 kHz)

Table 13. ADC conversion time



### **10** Touchscreen controller

The STMPE811 is integrated with a hard-wired touchscreen controller for 4-wire resistive type touchscreen. The touchscreen controller is able to operate completely autonomously, and will interrupt the connected CPU only when a pre-defined event occurs.




Figure 9. Touchscreen controller block diagram

### 10.1 Driver and switch control unit

The driver and switch control unit allows coordination of the ADC and the MUX/switch. With the coordination of this unit, a stream of data is produced at a selected frequency.

The touchscreen drivers can be configured with 2 current ratings: 20 mA or 50 mA. In the case where multiple touch-down on the screen is causing a short, the current from the driver is limited to these values. Tolerance of these current setting is +/- 25%.

#### **Movement tracking**

The "Tracking Index" in the TSC\_CTRL register specifies a value, which determines the distance between the current touch position and the previous touch position. If the distance is shorter than the tracking index, it is discarded.

The tracking is calculated by summation of the horizontal and vertical movement. Movement is only reported if:

(Current X - Previously Reported X) + (Current Y - Previously Reported Y) > Tracking Index

If pressure reporting is enabled (X/Y/Z), an increase in pressure will override the movement tracking and report the new data set, even if X/Y is within the previous tracking index. This is to ensure that a slow touch will not be discarded.


If pressure data is not used, select X/Y mode in touchscreen data acquisition. (Opmode field in TSCControl register).



#### Window tracking

The -WDW\_X and WDW\_Y registers allow to pre-set a sub-window in the touchscreen such that any touch position that is outside the sub-window will be discarded.







#### FIFO

FIFO has a depth of 128 sectors. This is enough for 128 sets of touch data at maximum resolution (2 x 12 bits). FIFO can be programmed to generate an interrupt when it is filled to a pre-determined level.

#### Sampling

The STMPE811 touchscreen controller has an internal 100 kHz, 12-bit ADC able to execute autonomous driving/sampling. Each "sample" consists of 4 ADC readings that provide the X and Y locations, as well as the touch pressure.







#### Oversampling and averaging function

The STMPE811 touchscreen controller can be configured to oversample by 2/4/8 times and provide the averaged value as final output. This feature helps to reduce the effect of surrounding noise.

Address	Register name	Bit	Туре	Function
0x40	TSC_CTRL	8	R/W	4-wire touchscreen controller setup
0x41	TSC_CFG	8	R/W	TSC configuration register
0x42	WDW_TR_X	16	R/W	Window setup for top right X
0x44	WDW_TR_Y	16	R/W	Window setup for top right Y
0x46	WDW_TR_X	16	R/W	Window setup for bottom left X
0x48	WDW_TR_Y	16	R/W	Window setup for bottom left Y
0x4A	FIFO_TH	8	R/W	FIFO level to generate interrupt
0x4B	FIFO_CTRL_STA	8	R/W	Current status of FIFO
0x4C	FIFO_SIZE	8	R	Current filled level of FIFO
0x4D	TSC_DATA_X	16	R	Data port for TSC data access
0x4F	TSC_DATA_Y	16	R	Data port for TSC data access
0x51	TSC_DATA_Z	8	R	Data port for TSC data access
0x52	TSC_DATA_XYZ	32	R	Data port for TSC data access
0x56	TSC_FRACT_Z	8		TSC_FRACT_Z
0x57	TSC_DATA	8	R	TSC data access port
0x58	TSC_I_DRIVE	8	R/W	TSC_I_DRIVE
0x59	TSC_SHIELD	8	R/W	TSC_SHIELD

 Table 14.
 Touchscreen controller register summary table



## TSC\_CTRL

## Touchscreen controller control register

7	6	5	4	3	2	1	0
TSC_STA		TRACK			OP_MOD		EN
Address:	0x	40					
Туре:	R/	W					
Reset:	0x	(90					
Description:	[7] <b>TS</b> Re Re	wire touchsci SC_STA: TSC eads '1' when t eads '0' when t riting to this rea	status ouch is dete ouch is not	ected detected	etup.		
	00 00 01 01 10 10 11	<b>RACK</b> : Tracking 10: No window 11: 4 0: 8 1: 16 10: 32 11: 64 0: 92 1: 127					
	00 00 01 01 10 Th	P_MOD: TSC o 10: X, Y, Z acqu 11: X, Y only 1: Y only 1: Y only 10: Z only 10: Z only 11: Field cannot 12: Enable TSC	uisition be written		: 1		



#### Touchscreen controller configuration register TSC\_CFG 7 6 2 0 5 1 4 3 TOUCH\_DET TOUCH\_DET TOUCH\_DET AVE\_CTRL\_1 AVE\_CTRL\_0 SETTLING\_2 SETTLING\_0 SETTLING\_1 DELAY\_2 DELAY\_1 \_DELAY\_0 Address: 0x41 R/W Type: **Description:** Touchscreen controller configuration register. [7] AVE\_CTRL\_1: Average control 00 = 1 sample 01 = 2 samples 10 = 4 samples 11 = 8 samples [6] AVE\_CTRL\_0: Average control 00 = 1 sample 01 = 2 samples 10 = 4 samples 11 = 8 samples [5] TOUCH\_DET\_DELAY\_2: Touch detect delay $000 = 10 \ \mu s$ 001 = 50 μs [4] TOUCH\_DET\_DELAY\_1: Touch detect delay 000 = 10 μs 001 = 50 μs [3] TOUCH\_DET\_DELAY\_0: Touch detect delay 010 = 100 μs 011 = 500 μs 100 = 1 ms101 = 5 ms110 = 10 ms111 = 50 ms [2:0] **SETTLING**: Panel driver settling time<sup>(1)</sup> $000 = 10 \ \mu s$ 001 = 100 μs $010 = 500 \,\mu\text{S}$ 011 =1 ms 100 = 5 ms101 = 10 ms110 = 50 ms

- 111 =100 ms
- 1. For large panels (> 6"), a capacitor of 10 nF is recommended at the touchscreen terminals for noise filtering. In this case, settling time of 1 ms or more is recommended.



WDW_TR_X		Window s	setup f	or to	o right	Х		
7		6	5	4	3	2	1	0
		TR_	X [11:0]					
Address:	0x42							
Туре:	R/W							
Reset:	0x0FFF							
Description:	Window setup for to	p right X coord	inates					
[11	:0] TR_X: Bit 11:0 of to	p right X coordi	inates					
WDW_TR_Y		Window s	setup f	or to	o right	Y		
<b>WDW_TR_Y</b>		Window s	setup f	or top	o right ₃	Υ 2	1	0
<b>WDW_TR_Y</b>		6	-	-	_		1	0
7	0x44	6	5	-	_		1	0
7		6	5	-	_		1	0
7 Address:	0x44	6	5	-	_		1	0
7 Address: Type:	0x44 R/W	6 TR_	5 Y [11:0]	-	_		1	0



WDW_BL_X	Window setup for bottom left X									
7		6	5	4	3	2	1	0		
		BL_	X [11:0]							
Address:	0x46									
Туре:	R/W									
Reset:	0x0000									
Description:	Window setup for bottom le	eft X coo	ordinates							
[11:0	] BL_X: Bit 11:0 of bottom le	ft X coo	rdinates							
WDW_BL_Y	Win	dow s	setup f	or bo	ttom le	eft Y				

7		6	5	4	3	2	1	0
		BL_	Y [11:0]					
Address:	0x48							
Туре:	R/W							
Reset:	0x0000							
Description:	Window setup for botto	om left Y coo	rdinates					
[11:	0] <b>BL_X</b> : Bit 11:0 of botto	om left Y coo	rdinates					

	F	IF	0	Τ	Ή
--	---	----	---	---	---

### **FIFO threshold**

7	6	5	4	3	2	1	0
				FIFO_TH			
Address:		0x4A					
Туре:		R/W					
Reset:		0x00					
Description:		Triggers an inter as zero.	rrupt upon re	eaching or exc	eeding the thres	hold value. This fie	ld must not be set
	[7:0]	FIFO_TH: Touc	hscreen con	troller FIFO th	reshold		



### FIFO\_CTRL\_STA FIFO threshold

7	6		5	4	3	2	1	0	
FIFO_OFLOW	FIFO_F	O_FULL FIFO_EMPTY FIFO_TH_TRIG RESERVED					FIFO_RESET		
Address:	0	)x4B							
Туре:	R	R/W							
Reset:	0	0x20							
Description:	С	Current status of FIFO							
		FIFO_OFLOW: 1: Reads 1 if FIFO is overflow							
	[6] <b>F</b>	[6] FIFO_FULL:							
[5] <b>FIFO_EMPTY</b> :									
[4] FIFO_TH_TRIG:									
	[3:1] R	RESER	VED						
	[0] <b>F</b>	FIFO_R	ESET:						

### FIFO\_SIZE

### FIFO size

7	6	5	4	3	2	1	0		
RESERVED		FIFO_SIZE							
Address:		0x4C							
Туре:		R							
Reset:		0x00							
Description	:	Current num	ber of sampl	es available					
[7:0] <b>FIFO_SIZE</b> : Number of samples available									

### TSC\_DATA\_X

### TSC\_DATA\_X

11	10	9	8	7	6	5	4	3	2	1	0
DATAY[11:0]											
Address:		0x4E	)								
Туре:		R	R								
Reset:		0x00	0x0000								
Description: Bit 11:0 of Y data											
[11:0] <b>DATAY[11:0</b> ]: Bit 11:0 of Y data											



TSC_D	PATA_Y			Т	SC_I	DATA_	Y				
11	10	9	8	7	6	5	4	3	2	1	0
		DATAY[11:0]									
Address	8:	0x4F									
Туре:		R									
Reset:		0x00	000								
Descript	tion:	Bit 1	1:0 of Y	' data							
	[11:0	] DATA	[11:0] <b>DATAY[11:0]</b> : bit 11:0 of Y data								
TSC_DATA_Z TSC_DATA_Z											
TSC_D	DATA_Z			Т	SC_I	DATA_	Z				
<b>TSC_D</b>	0ATA_Z 6		5	<b>T</b> 4	_	<b>DATA_</b> 3	Z	2	1		0
			5		_	_		2	1		0
	6				_	3		2	1		0
7	6				_	3		2	1		0
7 Address	6	0x51			_	3		2	1		0
7 Address Type:	6 5:	0x51 R 0x00		4	_	3		2	1		0

57

#### TSC\_DATA

**Touchscreen controller DATA** 

7	6	5	4	3	2	1	0
				DATA			
-							

Address: 0x57 (auto-increment), 0x07 (non-auto-increment)

 Type:
 R

 Reset:
 0x00

**Description:** Data port for TSC data access

[11:0] DATA: data bytes from TSC FIFO

The data format from the TSC\_DATA register depends on the setting of "OpMode" field in TSC\_CTRL register. The samples acquired are accessed in "packed samples". The size of each "packed sample" depends on which mode the touchscreen controller is operating in.

The TSC\_DATA register can be accessed in 2 modes:

- Autoincrement
- Non autoincrement

To access the 128-sets buffer, the non autoincrement mode should be used.

TSC_CTRL in operation mode	Number of bytes to read from TSC_DATA	Byte0	Byte1	Byte2	Byte3
000	4	[11:4] of X	[3:0] of X [11:8] of Y	[7:0] of Y	[7:0] of Z
001	3	[11:4] of X	[3:0] of X [11:8] of Y	[7:0] of Y	
010	2	[11:4] of X	[3:0] of X		
011	2	[11:4] of Y	[3:0] of Y		
100	1	[7:0] of Z			

 Table 15.
 Touchscreen controller DATA register



## TSC\_FRACTION\_Z Touchscreen controller FRACTION\_Z

111: Fractional part is 7, whole part is 1

7	6	5	4	3	2	1	0
		RESERVED				FRACTION_Z	
Address:		0x56					
Туре:		R					
Reset:		0x00					
Description:	:	This register a	llows to se	lect the ran	ge and accurac	y of the pressure	measurement
	[7:3]	RESERVED					
	[2:0]	FRACTION_Z:					
		000: Fractional p	oart is 0, wh	ole part is 8			
		001: Fractional p	oart is 1, wh	ole part is 7			
		010: Fractional p	oart is 2, wh	ole part is 6			
		011: Fractional p	oart is 3, wh	ole part is 5			
		100: Fractional p	oart is 4, wh	ole part is 4			
		101: Fractional p	oart is 5, wh	ole part is 3			
		110: Fractional p	oart is 6, wh	ole part is 2			

57

## TSC\_I\_DRIVE

## Touchscreen controller drive I

7	6	5	4	3	2	1	0
			RESE	RVED			DRIVE
Address:		0x58					
Туре:		R/W					
Reset:		0x00					
Description:	:	This register se	ets the cur	rent limit valu	e of the touchs	creen drivers	
	[7:1]	RESERVED					
	[0]	<b>DRIVE</b> : maximu 0: 20 mA typical 1: 50 mA typical	, 35 mA ma	х	eeb controller (T	SC) driving channe	el

TSC_SHIELD			Touchscreen controller shield					
7	6	5	4	3	2	1	0	
		RESERVED		X+	Х-	Y+	Y-	
Address:		0x59						
Туре:		R						
Reset:		0x00						
Description	:	Writing each b	it would g	round the co	rresponding tou	ichscreen wire		
	[7:4]	RESERVED						
	[3:0]	SHIELD[3:0]: Write 1 to GND	X+, X-, Y+,	, Y- lines				



## **11** Touchscreen controller programming sequence

The following are the steps to configure the touchscreen controller (TSC):

- a) Disable the clock gating for the touchscreen controller and ADC in the SYS\_CFG2 register.
- b) Configure the touchscreen operating mode and the window tracking index.
- c) A touch detection status may also be enabled through enabling the corresponding interrupt flag. With this interrupt, the user is informed through an interrupt when the touch is detected as well as lifted.
- d) Configure the TSC\_CFG register to specify the "panel voltage settling time", touch detection delays and the averaging method used.
- A windowing feature may also be enabled through TSCWdwTRX, TSCWdwTRY, TSCWdwBLX and TSCWdwBLY registers. By default, the windowing covers the entire touch panel.
- f) Configure the TSC\_FIFO\_TH register to specify the threshold value to cause an interrupt. The corresponding interrupt bit in the interrupt module must also be enabled. This interrupt bit should be masked off during data fetching from the FIFO in order to prevent an unnecessary trigger of this interrupt. Upon completion of the data fetching, this bit can be re-enabled
- g) By default, the FIFO\_RESET bit in the TSC\_FIFO\_CTRL\_STA register holds the FIFO in Reset mode. Upon enabling the touchscreen controller (through the EN bit in TSC\_CTRL), this FIFO reset is automatically deasserted. The FIFO status may be observed from the TSC\_FIFO\_CTRL\_STA register or alternatively through the interrupt.
- h) Once the data is filled beyond the FIFO threshold value, an interrupt is triggered (assuming the corresponding interrupt is being enabled). The user is required to continuously read out the data set until the current FIFO size is below the threshold, then, the user may clear the interrupt flag. As long as the current FIFO size exceeds the threshold value, an interrupt from the touchscreen controller is sent to the interrupt module. Therefore, even if the interrupt flag is cleared, the interrupt flag will automatically be asserted, as long as the FIFO size exceeds the threshold value.
- i) The current FIFO size can be obtained from the TSC\_FIFO\_Sz register. This information may assists the user in how many data sets are to be read out from the FIFO, if the user intends to read all in one shot. The user may also read a data set by a data set.
- j) The TSC\_DATA\_X register holds the X-coordinates. This register can be used in all touchscreen operating modes.
- k) The TSC\_DATA\_Y register holds the Y-coordinates. TSC\_DATA\_Y register holds the Y-coordinates.
- The TSC\_DATA\_Z register holds the Z value. TSC\_DATA\_Z register holds the Zcoordinates.
- m) The TSCDATA\_XYZ register holds the X, Y and Z values. These values are packed into 4 bytes. This register can only be used when the touchscreen operating mode is 000 and 001. This register is to facilitate less byte read.
- n) For the TSC\_FRACT\_Z register, the user may configure it based on the touchscreen panel resistance. This allows the user to specify the resolution of the



Z value. With the Z value obtained from the register, the user simply needs to multiply the Z value with the touchscreen panel resistance to obtain the touch resistance.

- o) The TSC\_DATA register allows facilitation of another reading format with minimum I<sup>2</sup>C transaction overhead by using the non autoincrement mode (or equivalent mode in SPI). The data format is the same as TSC\_DATA\_XYZ, with the exception that all the data fetched are from the same address.
- p) Enable the EN bit of the TSC\_CTRL register to start the touch detection and data acquisition.
- q) During the auto-hibernate mode, a touch detection can cause a wake-up to the device only when the TSC is enabled and the touch detect status interrupt mask is enabled.
- r) In order to prevent confusion, it is recommended that the user not mix the data fetching format (TSC\_DATA\_X, TSC\_DATA\_Y, TSC\_DATA\_Z, TSC\_DATA\_XYZ and TSC\_DATA) between one reading and the next.
- s) It is also recommended that the user should perform a FIFO reset and TSC disabling when the ADC or TSC setting are reconfigured.



# 12 Temperature sensor

The STMPE811 internal temperature sensor can be used as a reference for compensation of the touchscreen parameters. Temperature measurement is optimised for temperature from 0  $^{\circ}$  C to 85  $^{\circ}$  C.

Address	Register name	Bit	Function
0x60	TEMP_CTRL	8	Temperature sensor setup
0x61	TEMP_DATA	16	Temperature data access port
0x62	TEMP_TH	16	Threshold for temperature controlled interrupt

#### TEMP\_CTRL

#### **Temperature sensor setup**

7	6	5	4	3	2	1	0	
	RESERVED		THRES_RANGE	THRES_EN	ACQ_MOD	ACQ	ENABLE	l

Address:	0x60
Туре:	R/W
Reset:	0x00
Description:	Temperature sensor setup
[7:5]	RESERVED

#### [4] THRES\_RANGE:

'0' assert interrupt if temperature is >= threshold '1' assert interrupt if otherwise

[3] **THRES\_EN**: temperature threshold enable

#### [2] **ACQ\_MOD**:

'0' to acquire temperature for once only

'1' to acquire temperature every 10mS

- [1] ACQ
- [0] ENABLE



TEMP_DATA		Terr	perature	e data				
11 10	9 8	7 6	5	4	3	2	1	0
			TEMPERA	TURE				
Address:	0x61							
Туре:	R							
Reset:	0x00							
Description: [11:0	<b>TEMPERATUR</b> Absolute tempe = $(V_{IO} * temperent= (V_{IO} * temperentNote that V_{IO} is$	Temperature data access port <b>TEMPERATURE</b> : Temperature reading Absolute temperature = ( $V_{IO}$ * temperature [11:0]) / 7.51 (12-bit ADC) = ( $V_{IO}$ * temperature [9:0]) / 7.51 (10-bit ADC) Note that $V_{IO}$ is used as a reference in temperature acquisition. Variations in $V_{IO}$ will directly affect the accuracy of temperature acquired.						
TEMP_TH		Terr	nperature	e thres	hold			
11 10	9 8	7 6	5	4	3	2	1	0
			TEMP_	TH				
Address:	0x62							
Туре:	R/W							
Reset:	0x00							
Description:	Threshold for temperature controlled interrupt							

[11:0] **TEMP\_TH**: temperature treshold



## 13 GPIO controller

A total of 8 GPIOs are available in the STMPE811 port expander device. Most of the GPIOs share physical pins with some alternate functions. The GPIO controller contains the registers that allow the host system to configure each of the pins into either a GPIO, or one of the alternate functions. Unused GPIOs should be configured as outputs to minimize power consumption.

A group of registers are used to control the exact function of each of the 8 GPIOs. The registers and their respective addresses are listed in the following table.

Address	Register name	Size (bit)	Function
0x10	GPIO_SET_PIN	8	Set pin register
0x11	GPIO_CLR_PIN	8	Clear pin state
0x12	GPIO_MP_STA	8	Monitor pin state
0x13	GPIO_DIR	8	Set pin direction
0x14	GPIO_ED	8	Edge detect status
0x15	GPIO_RE	8	Rising edge
0x16	GPIO_FE	8	Falling edge
0x17	GPIO_ALT_FUNCT	8	Alternate function register

Table 17. GPIO control registers

All GPIO registers are named as GPIO-x, where x represents the functional group.

7	6	5	4	3	2	1	0
GPIO-7	GPIO-6	GPIO-5	GPIO-4	GPIO-3	GPIO-2	GPIO-1	GPIO-0

GPIO_SET_PI	N GPIO set pin register
Address:	0x10
Туре:	R/W
Reset:	0x00
Description:	GPIO set pin register.
	Writing 1 to this bit causes the corresponding GPIO to go to 1 state.
	Writing 0 has no effect.
GPIO_CLR_PI	N Clear pin state register

GPIO_CLR_PI	N Clear pin state register
Address:	0x11
Туре:	R/W
Reset:	0x00
Description:	GPIO clear pin state register.
	Writing '1' to this bit causes the corresponding GPIO to go to 0 state.
	Writing '0' has no effect.

GPIO_MP_	STA	GPIO monitor pin state register
Adroce	0v12	

Address:	0812
Туре:	R/W
Reset:	0x00
Description:	GPIO monitor pin state.
	Reading this bit yields the current state of the bit. Writing has no effect.



GPIO_DIR	GPIO set pin direction
Address:	0x13
Туре:	R/W
Reset:	0x00
Description:	GPIO set pin direction register.
	Writing '0' sets the corresponding GPIO to input state, and '1' sets it to output state. All bits are '0' on reset.
GPIO_ED_ST	A GPIO edge detect status
Address:	0x14
Туре:	R/W
Reset:	0x00
Description:	GPIO edge detect status register. An edge transition has been detected.
GPIO_RE	Rising edge register
Address:	0x15
Туре:	R/W
Reset:	0x00
Description:	GPIO rising edge register. Rising edge has been detected.



#### GPIO\_FE

••••_•=	
Address:	0x16
Туре:	R/W
Reset:	0x00
Description:	Falling edge has been detected.

# GPIO\_ALT\_FUNCT Alternate function register Address: 0x17 Type: R/W Reset: 0x0F Description: Alternate function register. "'0' sets the corresponding GPIO to function as GPIO, and '1' sets it to Touch Key Direct Output mode.

Falling edge

On power-up reset, all GPIOs are set as input.

#### **Power supply**

The STMPE811 GPIO operates from a separate supply pin (V<sub>IO</sub>). This dedicated supply pin provides a level-shifting feature to the STMPE811. The GPIO remains valid until V<sub>IO</sub> is removed.

The host system may choose to turn off V<sub>cc</sub> supply while keeping V<sub>IO</sub> supplied. However it is not allowed to turn off supply to V<sub>IO</sub>, while keeping the Vcc supplied.

The touchscreen is always powered by  $V_{\text{IO}}.$  For better resolution and noise immunity,  $V_{\text{IO}}$  above 2.8 V is advised.

#### 13.0.1 Power-up reset (POR)

The STMPE811 is equipped with an internal POR circuit that holds the device in reset state, until the  $V_{IO}$  supply input is valid. The internal POR is tied to the  $V_{IO}$  supply pin.



# 14 Maximum rating

Stressing the device above the ratings listed in the "Absolute maximum ratings" table may cause permanent damage to the device. These are stress ratings only, and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply voltage	4.5	V
V <sub>IO</sub>	GPIO supply voltage 4.5		V
ESD	ESD protection on each GPIO pin (air discharge)	8	kV
Т	Operating temperature	-40 - 85	°C/W
T <sub>STG</sub>	-65 - 155		°C/W
TJ	Thermal resistance junction-ambient	TBD	°C/W

Table 18. Absolute maximum ratings

### 14.1 Recommended operating conditions

Symbol	Parameter	Test conditions	Value			Unit
Symbol			Min	Тур	Max	Unit
V <sub>CC</sub>	Core supply voltage		1.65	—	3.6	V
I <sub>CC</sub> max	Operating current	TSC running at 1 kHz		400	1000	μΑ
I <sub>CC</sub> suspend	Operating current	No I <sup>2</sup> C/SPI/ADC activity		0.5	1	μA

# **15 Electrical specifications**

 Table 20.
 DC electrical characteristics (-40 °C to 85 °C, all GPIOs comply to JEDEC standard JESD-8-7)

Cumhal	Deveneeder	Test condition		Unit		
Symbol	Parameter	rest condition	Min	Тур	Max           0.20 V <sub>IO</sub> V <sub>IO</sub> + 0.3 V           0.15 V <sub>IO</sub> 0.15 V <sub>CC</sub>	Unit
V <sub>IL</sub>	Input voltage low state	V <sub>CC</sub> =1.8 –3.3 V	-0.3 V		0.20 V <sub>IO</sub>	V
V <sub>IH</sub>	Input voltage high state	V <sub>CC</sub> =1.8 –3.3 V	0.80 V <sub>IO</sub>		V <sub>IO</sub> + 0.3 V	V
V <sub>OL</sub>	Output voltage low state	V <sub>CC</sub> =1.8 –3.3 V, I <sub>OL</sub> = 8 mA	-0.3 V		0.15 V <sub>IO</sub>	V
V <sub>OH</sub>	Output voltage high state	V <sub>CC</sub> =1.8 –3.3 V I <sub>OL</sub> = 8 mA	0.85 V <sub>IO</sub>			V
V <sub>OL</sub> (I <sup>2</sup> C/SPI)	Output voltage low state	V <sub>CC</sub> =1.8 –3.3 V I <sub>OL</sub> = 8 mA	-0.3 V		0.15 V <sub>CC</sub>	V
V <sub>OH</sub> (I <sup>2</sup> C/SPI)	Output voltage high state	V <sub>CC</sub> =1.8 –3.3 V I <sub>OL</sub> = 8 mA	0.85 V <sub>CC</sub>		V <sub>CC</sub> +0.3V	v

#### Table 21.AC electrical characteristics (-40 $^{\circ}$ C to 85 $^{\circ}$ C)

Symbol	Parameter	Test condition		Unit		
Symbol		Test condition	Min	Тур	Max	Onit
CLKI2C <sub>ma</sub>	<sup>k</sup> I <sup>2</sup> C maximum SCLK	V <sub>CC</sub> = 1.8 - 3.3 V	400			KHz
	SPI maximum clock	V <sub>CC</sub> = 1.8 V	800			KHz
CLKSPI <sub>max</sub>		V <sub>CC</sub> = 3.3 V	1000			KHz

57

Deremeter	Test condition		Value	Umit	
Parameter	Test condition Min		Тур	Max	Unit
Full-scale input span		0		V <sub>ref</sub>	V
Absolute input range				V <sub>CC</sub> +0.2	V
Input capacitance			25		pF
Leakage current			0.1		μA
Resolution			12		Bits
No missing codes		11			Bits
Integral linearity error			<u>±4</u>	±6	Bits
Offset error			±5	±7	LSB
Gain error			±14	±18	LSB
Noise	Including internal V <sub>ref</sub>		70		μVrms
Power supply rejection ratio			50		dB
Throughput rate			180		ksps

Table 22.ADC specification (-40  $^{\circ}$ C to 85  $^{\circ}$ C)

#### Table 23. Switch drivers specification

Parameter	Test condition		Value	Unit		
raiallielei	Test condition	Min		Max	Unit	
ON resistance X+, Y+			5.5		Ω	
ON resistance X-, Y-			7.3		Ω	
Drive current	Duration 100 ms			50	mA	

#### Table 24. Voltage reference specification

Parameter	Test condition	Value			Unit	
Faranielei	Min		Тур	Max	Onic	
Internal reference voltage		2.45	2.50	2.55	V	
Internal reference drift			25		Ppm/C	
Output impedance	Internal reference ON		300		Ω	
	Internal reference OFF		1		GΩ	

# 16 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK<sup>®</sup> packages. These packages have a lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.




Figure 12. QFN16L (3 x 3 mm) package outline

1. Drawing not to scale.

Symbol	millimeters			inches			
	Min	Тур	Max	Min	Тур	Max	
А	0.80	0.90	1.00	0.032	0.035	0.039	
A1		0.02	0.05		0.001	0.002	
A3		0.20			0.008		
b	0.18	0.25	0.30	0.007	0.010	0.012	
D		3.00			0.118		
D2	1.55	1.70	1.80	0.061	0.067	0.071	
E		3.00			0.118		
E2	1.55	1.70	1.80	0.061	0.067	0.071	
е		0.50			0.020		
К		0.20			0.008		
L	0.30	0.40	0.50	0.012	0.016	0.020	
r	0.09			0.006			

 Table 25.
 QFN16 (3 x 3 mm) package mechanical data



# 17 Revision history

#### Table 26. Document revision history

Date	Revision	Changes
09-June-2008	1	Initial release.



#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2008 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

