

# STCD1020, STCD1030, STCD1040


#### Multi-channel clock distribution circuit

#### **Features**

- 2, 3 or 4 outputs buffered clock distribution
- Single-ended sine wave or square wave clock input and output
- Individual clock enable for each output
- Lower fan-out on clock source
- No AC coupling capacitor needed at the input
- Ultra-low phase noise and standby current
- 2.5 V to 3.6 V supply voltage<sup>(a)</sup>
- 10 pF typical load driving capability
- Available in TDFN packages
  - STCD1020 8-lead (2 mm x 2 mm)
  - STCD1030 10-lead (2 mm x 2.5 mm)
  - STCD1040 12-lead (2 mm x 3 mm)
- Operational temperature : –40°C to 85°C

#### **Applications**

- Multi-mode RF clock reference
- Baseband peripheral devices clock reference



#### **Description**

The STCD1020, STCD1030 and STCD1040 are 2, 3 or 4 outputs unity gain clock distribution circuits, which are used to provide a common frequency clock to multi-mode mobile RF applications. It can also be used for those baseband peripheral applications in a mobile phone such as WLAN, Bluetooth, GPS and DVB-H as a clock reference. The STCD1020. STCD1030 and STCD1040 isolate each device driven by their clock outputs and minimize interference between the devices. Each of the clock buffers can be disabled to lower the power consumption if the connected device does not need the clock. The STCD1020, STCD1030 and STCD1040 accept commonly used mobile master clock frequencies ranging from 10 MHz to 52 MHz.

The STCD1020, STCD1030 and STCD1040 are available in 2 mm x 2 mm 8-lead, 2 mm x 2.5 mm 10-lead and 2 mm x 3 mm 12-lead TDFN packages and can be operated with a single 2.8 V (or 1.8 V) supply. The operational temperature is -40°C to +85°C.

 For the 1.65 to 2.75 V version, please contact local ST sales office

Table 1. Device summary

Order code Operating temperature rang		Channel	Supply	Package
STCD1020RDG6E -40°C to 85°C		2	2.8 V	TDFN8
STCD1030RDH6E -40°C to 85°C		3	2.8 V	TDFN10
STCD1040RDM6F	–40°C to 85°C	4	2.8 V	TDFN12

May 2008 Rev 4 1/40

# **Contents**

1	Device overview
2	Device operation
3	Application information11
	3.1 Typical applications
	3.2 Connection of the source clock to MCLK
4	Maximum rating 14
5	DC and AC parameters15
6	Typical operating characteristics
7	Package mechanical data
8	Part numbering
9	Revision history

# List of tables

Table 1.	Device summary	1
Table 2.	Pin names and functions	8
Table 3.	Truth table for enable signals (EN 1-4) and output clocks (CLK1-4)	10
Table 4.	Absolute maximum ratings (1.8 V supply)	14
Table 5.	Absolute maximum ratings (2.8 V supply)	14
Table 6.	Operating and AC measurement conditions (1.8 V supply)	15
Table 7.	DC and AC characteristics (1.8 V supply)	15
Table 8.	Operating and AC measurement conditions (2.8 V supply)	16
Table 9.	DC and AC characteristics (2.8 V supply)	16
Table 10.	TDFN - 8-lead (2 x 2 mm) package mechanical data	33
Table 11.	TDFN - 10-lead (2 x 2.5 mm) package mechanical data	35
Table 12.	TDFN - 12-lead (2 x 3 mm) package mechanical data	37
Table 13.	Ordering information scheme	38
Table 14.	Document revision history	39

**577** 

# **List of figures**


Figure 1.	Logic diagram	. 6
Figure 2.	Connections diagram (STCD1020, 2-channel)	
Figure 3.	Connections diagram (STCD1030, 3-channel)	
Figure 4.	Connections diagram (STCD1040, 4-channel)	. 7
Figure 5.	Block diagram	. 8
Figure 6.	Hardware hookup	. 9
Figure 7.	Typical application circuit using STCD1040 for RF ends of TD-SCDMA/GSM dual mode mobile phone	
Figure 8.	Typical application circuit using STCD1040 for baseband peripherals in mobile phone	
Figure 9.	Direct connection of the source clock	
Figure 10.	Connection of the DC-CUT capacitor and bias.	
Figure 11.	Quiescent current ( $I_Q$ ) vs. supply voltage ( $V_{CC}$ ) (STCD1040, 2.8 V version,	
rigalo III.	EN1=EN2=EN3=EN4=1, no master clock input)	18
Figure 12.	Quiescent current (I <sub>Q</sub> ) vs. temperature (STCD1040, 2.8 V version,	
1 1ga10 12.	EN1=EN2=EN3=EN4=1, C <sub>load</sub> = 30 pF, no master clock input)	18
Figure 13.	Standy current ( $I_{SB}$ ) vs. supply voltage ( $V_{CC}$ ) (STCD1040, 2.8 V version,	10
riguio io.	EN1=EN2=EN3=EN4=0, no master clock input)	10
Figure 14.	Active current ( $I_{ACT}$ ) vs. supply voltage ( $V_{CC}$ ) (STCD1040, 2.8 V version,	10
rigure 14.	EN1=EN2=EN3=EN4=1, 26 MHz sine wave master clock input from TCXO)	10
Figure 15.	Active current (I <sub>ACT</sub> ) vs. master clock input voltage level (Vpp) (STCD1040, 2.8 V version	
rigule 15.	EN1=EN2=EN3=EN4=1, 26 MHz sine wave master clock input)	
Figure 16.	Active current (I <sub>ACT</sub> ) vs. input frequency (STCD1040, 2.8 V version,	20
rigule 10.	EN1=EN2=EN3=EN4=1, master clock input Vpp = 1 V)	20
Figure 17.	STCD10x0 recovery time from standby to active (STCD1040, 2.8 V version,	20
rigule 17.		21
Eiguro 19	EN2=EN3=EN4=0, measure CLK1 when EN1 from 0 to 1)	۱ ک
Figure 18.	STCD10x0 buffer recovery time from off to on (STCD1040, 2.8 V version,	21
Eiguro 10	EN2=EN3=EN4=1, measure CLK1 when EN1 from 0 to 1)	۷ ا
Figure 19.		. 22
Eiguro 20		22
Figure 20.	Rise and fall time for square wave output (STCD1040, 2.8 V, 10 MHz square wave	20
Ciaura 01		. 22
Figure 21.	Input clock phase noise (STCD1040, 2.8 V version, 26 MHz master clock input	00
Figure 00		. 23
Figure 22.	Output clock phase noise (STCD1040, 2.8V version, this phase noise includes the	00
F: 00	additive phase noise from TCXO and STCD1040)	
Figure 23.	Clock bandwidth (STCD1040, 2.8 V version, C <sub>load</sub> = 10 pF)	24
Figure 24.	Quiescent current (I <sub>Q</sub> ) vs. supply voltage (V <sub>CC</sub> ) (STCD1040, 1.8 V version,	٠.
E: 05	EN1=EN2=EN3=EN4=1, no master clock input)	24
Figure 25.	Quiescent current (I <sub>Q</sub> ) vs. temperature (STCD1040, 1.8 V version,	٥-
=: 00	EN1=EN2=EN3=EN4=1, C <sub>load</sub> = 30 pF, no master clock input)	25
Figure 26.	Standby current (I <sub>SB</sub> ) vs. supply voltage (V <sub>CC</sub> ) (STCD1040, 1.8 V version,	
	EN1=EN2=EN3=EN4=0, no master clock input)	25
Figure 27.	Active current (I <sub>ACT</sub> ) vs. supply voltage (V <sub>CC</sub> ) (STCD1040, 1.8 V version,	
	EN1=EN2=EN3=EN4=1, 26 MHz sine wave master clock input from TCXO)	
Figure 28.	Active current (I <sub>ACT</sub> ) vs. master clock input voltage level (Vpp) (STCD1040, 1.8 V version	
	EN1=EN2=EN3=EN4=1, 26 MHz sine wave master clock input)	26
Figure 29.	Active current (I <sub>ACT</sub> ) vs. input frequency (STCD1040, 1.8 V version,	
	FN1=FN2=FN3=FN4=1 master clock input Vpn=1 V)	27

Figure 30.	STCD10x0 recovery time from standby to active (STCD1040, 1.8 V version,	
J	EN2=EN3=EN4=0, measure CLK1 when EN1 from 0 to 1)	. 27
Figure 31.	STCD10x0 buffer recovery time from off to on (STCD1040, 1.8 V version,	
	EN2 =EN3=EN4=1, measure CLK1 when EN1 from 0 to 1)	. 28
Figure 32.	Sine wave input clock vs. output clock (STCD1040, 1.8 V version, 26 MHz sine wave	
	master clock input from TCXO)	. 28
Figure 33.	Rise and fall time for square wave output (STCD1040, 1.8 V version, 10MHz square wa	ave
	master clock input, C <sub>load</sub> = 20 pF)	. 29
Figure 34.	Input clock phase noise (STCD1040, 1.8 V version, 26 MHz master clock input	
	from TCXO)	. 29
Figure 35.	Output clock phase noise (STCD1040, 1.8 V version, this phase noise includes the	
	additive phase noise from TCXO and STCD1040)	. 30
Figure 36.	Clock bandwidth (STCD1040, 1.8 V version, C <sub>load</sub> = 10 pF)	. 30
Figure 37.	TDFN - 8-lead, 2 x 2 mm package outline	. 32
Figure 38.	TDFN - 10-lead, 2 x 2.5 mm package outline	. 34
Figure 39.	TDFN - 12-lead, 2 x 3 mm package outline	. 36

577


#### 1 Device overview

Figure 1. Logic diagram



Note: No EN3, EN4, CLK3 nor CLK4 for STCD1020 and no EN4 nor CLK4 for STCD1030.

Figure 2. Connections diagram (STCD1020, 2-channel)



0  $v_{CC}$ 10 GND 1 2 9 MCLK NC STCK1030 EN1 8 3 CLK1 TDFN10 EN2 7 CLK2 6 EN3 5 CLK3 ai13950

Figure 3. Connections diagram (STCD1030, 3-channel)

Figure 4. Connections diagram (STCD1040, 4-channel)




Table 2. Pin names and functions

Pin	Туре	Function
CLK1, CLK2, CLK3, CLK4	Output	Clock output channel #1, #2, #3, #4. A 0.001μ F DC cut capacitor needed outside.
EN1, EN2, EN3, EN4	Input	Clock output channel #1, #2, #3, #4 enable, active high
MCLK	Input	Master clock input
V <sub>CC</sub>	Supply	Supply voltage. Bypass to GND with a 0.1 $\mu$ F capacitor.
GND	Supply	Supply ground
NC		Not connected

Figure 5. Block diagram





Figure 6. Hardware hookup



### 2 Device operation

The STCD1020, STCD1030 and STCD1040 are 2, 3 or 4 buffered unity gain clock distribution circuits. They accept the clock input from an external clock source and send 2, 3 or 4 buffered outputs to different devices.

Each clock output of the STCD1020, STCD1030 and STCD1040 can be enabled for the device connected to it. If the device connected is in standby and does not require a clock, the buffer can be disabled to save power consumption. If all the devices connected are in standby, the STCD1020, STCD1030 and STCD1040 will also be put into standby mode for further power consumption saving. The enable signals and output clock signals truth table are given in *Table 3*.

The input DC cut capacitor is embedded in STCD1020, STCD1030 and STCD1040. A capacitor outside is needed for each of the clock outputs. The STCD1020, STCD1030 and STCD1040 are internally biased at  $1/2~V_{CC}$  DC voltage level at the outputs.

EN1 EN<sub>2</sub> EN3 EN4 CLK4 CLK1 CLK2 CLK3 0 0 0 0 NO CLOCK NO CLOCK NO CLOCK NO CLOCK NO CLOCK 1 0 0 0 **CLOCK** NO CLOCK NO CLOCK 1 1 0 0 CLOCK CLOCK NO CLOCK NO CLOCK ... ... ...

**CLOCK** 

CLOCK

CLOCK

Table 3. Truth table for enable signals (EN 1-4) and output clocks (CLK1-4)

Note:

1

1

1

1

"0" means logic low and "1" means logic high. When NO CLOCK outputs, the CLKx pins stay at High Impedance.

CLOCK

## 3 Application information

#### 3.1 Typical applications


The STCD1020, STCD1030 and STCD1040 distribute a source clock (for example, from VCTCXO) to 2, 3 or 4 channel outputs. The typical application circuits using STCD1040 are shown in *Figure 7* and *Figure 8* below.

In *Figure 7*, the clock from VCTCXO is distributed to the TD-SCDMA transmitter and receiver and GSM transceiver separately.

In *Figure 8*, the buffer #4 output is fed into the Bluetooth system. In order to allow minimum power consumption, a Bluetooth system always has a clock request feature. If the Bluetooth system does not require the clock, the clock request will disable the clock output.

The enable pins can also be connected to logic high to let the channel output always on. If the channels of STCD1020, STCD1030 and STCD1040 are not used in the application, the enable pins of the channels should be connected to ground on PCB.

Figure 7. Typical application circuit using STCD1040 for RF ends of TD-SCDMA/GSM dual mode mobile phone






Figure 8. Typical application circuit using STCD1040 for baseband peripherals in mobile phone

#### 3.2 Connection of the source clock to MCLK

If the output of the clock source voltage level is within the supply rails of the STCD1020, STCD1030 and STCD1040, the output of the source clock should be connected directly to the MCLK of the clock distribution circuits. This is described in *Figure 9*. The direct connection of the source clock is the common case and a DC-CUT capacitor is saved on PCB.




Figure 9. Direct connection of the source clock


Note:

The input clock voltage level of the STCD1020, STCD1030, and STCD1040 cannot exceed the supply rails when it is directly connected to the source clock. If it is needed to connect a source clock with the voltage level exceeds the supply rails of the clock distribution circuits, the user needs to connect a DC-CUT capacitor serially as shown in Figure 10. A voltage divider formed by a resistor string is also needed to set a proper DC bias for the clock input

of the STCD1020, STCD1030 and STCD1040. The proper DC voltage is around half of the supply.

The connection of the DC-CUT capacitor and bias for the STCD1020, STCD1030 and STCD1040 is only needed when the output of VCTCXO voltage level exceeds the supply of the clock distribution circuit (see *Figure 10*).

Figure 10. Connection of the DC-CUT capacitor and bias



### 4 Maximum rating

Stressing the device above the rating listed in the "Absolute maximum ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 4. Absolute maximum ratings (1.8 V supply)

Symbol	Parameter	Value	Unit	
T <sub>STG</sub>	Storage temperature (V <sub>CC</sub> off)		-55 to 150	°C
T <sub>SLD</sub> <sup>(1)</sup>	Lead solder temperature for 10 seconds		260	°C
TJ	Maximum junction temperature	150	°C	
V <sub>CC</sub>	Supply voltage	-0.3 to 3.6	V	
V <sub>IN</sub>	Input voltage level	-0.3 to 3.6	V	
V <sub>EN</sub>	Voltage on enable pins	-0.3 to 3.6	V	
	TDFN8		149.0	°C/W
$\theta_{\sf JA}$	Thermal resistance (junction to ambient)	TDFN10	136.6	°C/W
		TDFN12	132.4	°C/W

Reflow at peak temperature of 255°C to 260°C for < 30 seconds (total thermal budget not to exceed 180°C for between 90 to 150 seconds).</li>

Table 5. Absolute maximum ratings (2.8 V supply)

Symbol	Parameter	Value	Unit	
T <sub>STG</sub>	Storage temperature (V <sub>CC</sub> off)	-55 to 150	°C	
T <sub>SLD</sub> <sup>(1)</sup>	Lead solder temperature for 10 seconds	260	°C	
T <sub>J</sub>	Maximum junction temperature	150	°C	
V <sub>CC</sub>	Supply voltage	-0.3 to 6	V	
V <sub>IN</sub>	Input voltage level	-0.3 to 6	V	
V <sub>EN</sub>	Voltage on enable pins	-0.3 to 6	V	
	TDFN8		149.0	°C/W
$\theta_{JA}$	Thermal resistance (junction to ambient)	TDFN10	136.6	°C/W
		TDFN12	132.4	°C/W

Reflow at peak temperature of 255°C to 260°C for < 30 seconds (total thermal budget not to exceed 180°C for between 90 to 150 seconds).</li>

### 5 DC and AC parameters

This section summarizes the operating measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics tables that follow are derived from tests performed under the measurement conditions summarized in *Table 6*. Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.

Table 6. Operating and AC measurement conditions (1.8 V supply)

Parameter	Condition	Unit
V <sub>CC</sub> supply	1.65 to 2.75	V
Output clock voltage (CLK1CLK4)	0 to V <sub>CC</sub>	V
Device enable voltage (EN1EN4)	0 to V <sub>CC</sub>	V
Ambient operating temperature (T <sub>A</sub> )	-40 to +85	°C

Table 7. DC and AC characteristics (1.8 V supply)

Symbol	Parameter	Condition <sup>(1)</sup>	Min	Тур	Max	Unit
f <sub>MCLK</sub>	Master clock (eg. from VCTCXO)	Sine wave/square wave	10	26	52	MHz
$V_{CC}$	Supply voltage		1.65	1.8	2.75	V
Vin	Input clock voltage level <sup>(2)</sup>		0.75	1		Vpp
Vout	Output gain level <sup>(3)</sup>	C <sub>L</sub> = 10 pF	-1.5	-0.5		dB
		2 buffers version		1.6	2.6	
$I_{Q}$	Quiescent current <sup>(4)</sup>	3 buffers version		2.0	3.3	mA
		4 buffers version		2.6	4	
	Active current <sup>(5)</sup>	1 channel enabled		1.7		mA
		2 channels enabled		2.2		
I <sub>ACT</sub>		3 channels enabled		2.7		
		4 channels enabled		3.2		
I <sub>SB</sub>	Standby current	All buffers disabled			1	μΑ
R <sub>IN</sub>	Input resistance	At DC level		>100		kΩ
C <sub>IN</sub>	Input capacitance	f = 26 MHz		3	4	pF
t <sub>r/f</sub>	Rise/fall time <sup>(6)</sup>	Vin = 1 Vpp, CL = 10 pF Square wave input/output		2	5	ns
BW	Signal bandwidth <sup>(3)</sup>	Vin = 1 Vpp, -1 dB, CL = 10 pF Sine wave input/output		52		MHz
V <sub>ENH</sub>	Enable voltage high <sup>(7)</sup>	EN1~EN4	1.2			V
V <sub>ENL</sub>	Enable voltage low <sup>(7)</sup>	EN1~EN4			0.6	V

577

Table 7. DC and AC characteristics (1.8 V supply)

Symbol	Parameter	Condition <sup>(1)</sup>	Min	Тур	Max	Unit
		at 1 kHz offset		-135		
$P_N$	Additive phase noise <sup>(3)(8)</sup>	at 10 kHz offset		-145		dBc/ Hz
		at 100 kHz offset		-150		
t <sub>RECB</sub>	Buffer recovery time from off to on	STCD10x0 active		20		μs
t <sub>RECC</sub>	STCD10x0 active recovery time from standby to active			50		μs
C <sub>L</sub>	Capacitive load for each channel			10	20	pF
$R_{L}$	Resistive load for each channel		10			kΩ

<sup>1.</sup> Valid for ambient operating temperature:  $T_A = -40^{\circ}C$  to 85°C;  $V_{CC} = 1.65$  V to 2.75 V; typical  $T_A = 25^{\circ}C$ ; Load capacitance = 10 pF (except where noted).

- 7. Other test results are under test condition  $V_{ENH} = 1.8 \text{ V}$  and  $V_{ENL} = 0 \text{ V}$ .
- 8. Guaranteed with the supply noise of 30  $\mu$  Vrms from 300 Hz to 50 kHz.

Table 8. Operating and AC measurement conditions (2.8 V supply)

Parameter	Condition	Unit
V <sub>CC</sub> supply	2.5 to 3.6	V
Output clock voltage (CLK1CLK4)	0 to V <sub>CC</sub>	V
Device enable voltage (EN1EN4)	0 to V <sub>CC</sub>	V
Ambient operating temperature (T <sub>A</sub> )	-40 to +85	°C

Table 9. DC and AC characteristics (2.8 V supply)

Symbol	Parameter	Condition <sup>(1)</sup>	Min	Тур	Max	Unit
f <sub>MCLK</sub>	Master clock (eg. from VCTCXO)	ock (eg. from VCTCXO) Sine wave/square wave		26	52	MHz
V <sub>CC</sub>	Supply voltage		2.5	2.8	3.6	V
Vin	Input clock voltage level <sup>(2)</sup>		0.75	1		Vpp
Vout	Output gain level <sup>(3)</sup>	C <sub>L</sub> = 10 pF	-1.5	-0.5		dB
		2 buffers version		1.7	2.6	
IQ	Quiescent current <sup>(4)</sup>	3 buffers version		2.2	3.3	mA
		4 buffers version		2.8	4	

<sup>2.</sup> Clock input voltage level should not exceed supply rails.

<sup>3.</sup> Simulated and determined via design and NOT 100% tested.

<sup>4.</sup> The quiescent current is measured when the enable pins are active, but without input master clock signal (fmclk = 0 Hz).

The active current is dependent on the master clock input Vpp and frequency and the capacitive load condition. The typical test condition is 26 MHz sine wave with 1 Vpp master clock input, C<sub>L</sub> = 10 pF.

<sup>6.</sup> The rise time is measured when clock edge transfers from 10%  $V_{CC}$  to 90%  $V_{CC}$ . The fall time is measured when clock edge transfers from 90%  $V_{CC}$  to 10%  $V_{CC}$ .

Table 9. DC and AC characteristics (2.8 V supply) (continued)

Symbol	Parameter	Condition <sup>(1)</sup>	Min	Тур	Max	Unit	
		1 channel enabled	1.8				
	Active current <sup>(5)</sup>	2 channels enabled				mA	
I <sub>ACT</sub>		3 channels enabled	2.85				
		4 channels enabled	enabled 3.4				
I <sub>SB</sub>	Standby current	All buffers disabled			1	μΑ	
R <sub>IN</sub>	Input resistance	At DC level		>100		kΩ	
C <sub>IN</sub>	Input capacitance	f = 26 MHz		3	4	pF	
t <sub>r/f</sub>	Rise/fall times <sup>(6)</sup>	Vin = 1Vpp, CL = 10 pF Square wave input/output		2	5	ns	
BW	Signal bandwidth <sup>(3)</sup>	Vin =1 Vpp, -1dB, CL = 10 pF Sine wave input/output		52		MHz	
V <sub>ENH</sub>	Enable voltage high <sup>(7)</sup>	EN1~EN4	1.2			V	
V <sub>ENL</sub>	Enable voltage low <sup>(7)</sup>	EN1~EN4			0.6	V	
		at 1 kHz offset		-135			
$P_{N}$	Additive phase noise <sup>(3)(8)</sup>	at 10 kHz offset -14		-145		dBc/ Hz	
		at 100 kHz offset		-150			
t <sub>RECB</sub>	Buffer recovery time from off to on	STCD10x0 active		20		μs	
t <sub>RECC</sub>	STCD10x0 active recovery time from standby to active			50		μs	
C <sub>L</sub>	Capacitive load for each channel			10	20	pF	
R <sub>L</sub>	Resistive load for each channel		10			kΩ	

<sup>1.</sup> Valid for ambient operating temperature:  $T_A = -40^{\circ}C$  to 85°C;  $V_{CC} = 2.5$  V to 3.6 V; typical  $T_A = 25^{\circ}C$ ; Load capacitance = 10 pF (except where noted).

- 7. Other test results are under test condition  $V_{ENH} = 1.8 \text{ V}$  and  $V_{ENL} = 0 \text{ V}$ .
- 8. Guaranteed with the supply noise of 30  $\mu$  Vrms from 300 Hz to 50 kHz.

<sup>2.</sup> Clock input voltage level should not exceed supply rails.

<sup>3.</sup> Simulated and determined via design and NOT 100% tested.

<sup>4.</sup> The quiescent current is measured when the enable pins are active, but without input master clock signal (f<sub>MCLK</sub> = 0 Hz).

The active current is dependent on the master clock input Vpp and frequency and the capacitive load condition. The typical test condition is 26 MHz sine wave with 1 Vpp master clock input, C<sub>L</sub> = 10 pF.

<sup>6.</sup> The rise time is measured when clock edge transfers from 10%  $V_{CC}$  to 90%  $V_{CC}$ . The fall time is measured when clock edge transfers from 90%  $V_{CC}$  to 10%  $V_{CC}$ .

### 6 Typical operating characteristics

Typical operating characteristics of STCD1040 are  $V_{CC} = 2.8 \text{ V}$ ;  $T_A = 25 ^{\circ}\text{C}$ ; load capacitance = 10 pF, 26 MHz TCXO ENE3127B from NDK (except where noted).

Figure 11. Quiescent current (I<sub>Q</sub>) vs. supply voltage (V<sub>CC</sub>) (STCD1040, 2.8 V version, EN1=EN2=EN3=EN4=1, no master clock input)





Figure 12. Quiescent current ( $I_Q$ ) vs. temperature (STCD1040, 2.8 V version, EN1=EN2=EN3=EN4=1,  $C_{load}$  = 30 pF, no master clock input)






Figure 13. Standy current (I<sub>SB</sub>) vs. supply voltage (V<sub>CC</sub>) (STCD1040, 2.8 V version, EN1=EN2=EN3=EN4=0, no master clock input)

Figure 14. Active current (I<sub>ACT</sub>) vs. supply voltage (V<sub>CC</sub>) (STCD1040, 2.8 V version, EN1=EN2=EN3=EN4=1, 26 MHz sine wave master clock input from TCXO)




Figure 15. Active current (I<sub>ACT</sub>) vs. master clock input voltage level (Vpp) (STCD1040, 2.8 V version, EN1=EN2=EN3=EN4=1, 26 MHz sine wave master clock input)





Figure 16. Active current (I<sub>ACT</sub>) vs. input frequency (STCD1040, 2.8 V version, EN1=EN2=EN3=EN4=1, master clock input Vpp = 1 V)







Figure 17. STCD10x0 recovery time from standby to active (STCD1040, 2.8 V version, EN2=EN3=EN4=0, measure CLK1 when EN1 from 0 to 1)

Figure 18. STCD10x0 buffer recovery time from off to on (STCD1040, 2.8 V version, EN2=EN3=EN4=1, measure CLK1 when EN1 from 0 to 1)








Figure 19. Sine wave input clock vs. output clock (STCD1040, 2.8 V version, 26 MHz sine wave master clock input from TCXO)











Figure 21. Input clock phase noise (STCD1040, 2.8 V version, 26 MHz master clock input from TCXO)








Clock bandwidth (STCD1040, 2.8 V version, C<sub>load</sub> = 10 pF)


Figure 24. Quiescent current ( $I_Q$ ) vs. supply voltage ( $V_{CC}$ ) (STCD1040, 1.8 V version, EN1=EN2=EN3=EN4=1, no master clock input)



Quiescent current vs. Temperature 2.9 Quiescent current (mA) 2.7 2.5 2.3 2.1 1.9 1.7 1.5 -50 -30 10 30 -10 50 70 90 Temperature (°C)

Figure 25. Quiescent current ( $I_Q$ ) vs. temperature (STCD1040, 1.8 V version, EN1=EN2=EN3=EN4=1,  $C_{load}$  = 30 pF, no master clock input)

Figure 26. Standby current (I<sub>SB</sub>) vs. supply voltage (V<sub>CC</sub>) (STCD1040, 1.8 V version, EN1=EN2=EN3=EN4=0, no master clock input)







Figure 27. Active current (I<sub>ACT</sub>) vs. supply voltage (V<sub>CC</sub>) (STCD1040, 1.8 V version, EN1=EN2=EN3=EN4=1, 26 MHz sine wave master clock input from TCXO)

Figure 28. Active current (I<sub>ACT</sub>) vs. master clock input voltage level (Vpp) (STCD1040, 1.8 V version, EN1=EN2=EN3=EN4=1, 26 MHz sine wave master clock input)








Figure 29. Active current (I<sub>ACT</sub>) vs. input frequency (STCD1040, 1.8 V version, EN1=EN2=EN3=EN4=1, master clock input Vpp=1 V)










Figure 31. STCD10x0 buffer recovery time from off to on (STCD1040, 1.8 V version, EN2 =EN3=EN4=1, measure CLK1 when EN1 from 0 to 1)









Figure 33. Rise and fall time for square wave output (STCD1040, 1.8 V version, 10MHz square wave master clock input,  $C_{load} = 20 \text{ pF}$ )

Figure 34. Input clock phase noise (STCD1040, 1.8 V version, 26 MHz master clock input from TCXO)







Figure 35. Output clock phase noise (STCD1040, 1.8 V version, this phase noise includes the additive phase noise from TCXO and STCD1040)





# 7 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a lead-free second level interconnect. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.




Figure 37. TDFN - 8-lead, 2 x 2 mm package outline

Table 10. TDFN - 8-lead (2 x 2 mm) package mechanical data

Symbol	mm			inches		
	Min.	Тур.	Max.	Min.	Тур.	Max.
Α	0.70	0.75	0.80	0.028	0.030	0.031
A1	0.00	0.02	0.05	0.000	0.001	0.002
b	0.15	0.20	0.25	0.006	0.008	0.010
D		2.00 BSC			0.079 BSC	
E		2.00 BSC			0.079 BSC	
е		0.50			0.020	
L	0.45	0.55	0.65	0.018	0.022	0.026




Figure 38. TDFN - 10-lead, 2 x 2.5 mm package outline

Table 11. TDFN - 10-lead (2 x 2.5 mm) package mechanical data

Symbol	mm			inches		
	Min.	Тур.	Max.	Min.	Тур.	Max.
Α	0.70	0.75	0.80	0.028	0.030	0.031
A1	0.00	0.02	0.05	0.000	0.001	0.002
b	0.15	0.20	0.25	0.006	0.008	0.010
D		2.50 BSC			0.098 BSC	
E		2.00 BSC			0.079 BSC	
е		0.50			0.020	
L	0.45	0.55	0.65	0.018	0.022	0.026





Figure 39. TDFN - 12-lead, 2 x 3 mm package outline

Table 12. TDFN - 12-lead (2 x 3 mm) package mechanical data

Symbol		mm		inches			
	Min.	Тур.	Max.	Min.	Тур.	Max.	
Α	0.70	0.75	0.80	0.028	0.030	0.031	
A1	0.00	0.02	0.05	0.000	0.001	0.002	
b	0.15	0.20	0.25	0.006	0.008	0.010	
D		3.00 BSC			0.118		
E		2.00 BSC			0.079		
е		0.50			0.020		
L	0.45	0.55	0.65	0.018	0.022	0.026	

# 8 Part numbering





E = ECOPACK® package, tubes

F = ECOPACK® package, tape & reel

1. Contact local ST sales office for availability.

For other options, or for more information on any aspect of this device, please contact the ST sales office nearest you.

# 9 Revision history

Table 14. Document revision history

Date	Revision	Changes
08-Aug-2007 1		Initial release.
08-Oct-2007	2	Addition of footnote 4 in <i>Table 7: DC and AC characteristics (1.8 V supply)</i> ; updated Vout in <i>Table 7</i> and <i>Table 9</i> ; minor text changes.
03-Apr-2008	3	Updated cover page, <i>Table 2, 5, 7, 9, 13, Figure 1, 6, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, Section 2</i> and <i>6</i> ; added <i>Figure 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36.</i>
08-May-2008	4	Updated cover page, <i>Table 7</i> , <i>8</i> , <i>Figure 14</i> , <i>15</i> , <i>27</i> , <i>28</i> , and <i>Section 6</i> ; datasheet status upgraded to full datasheet.

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2008 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

