


N-Channel 30-V (D-S) MOSFET

PRODUCT SUMMARY

V _{DS} (V)	R _{DS(on)} (Ω)	I _D (A) ^{a, e}	Q _g (Typ.)
30	0.0031 at V _{GS} = 10 V	50	37 nC
	0.0041 at V _{GS} = 4.5 V	50	

PowerPAK SO-8



Bottom View


Ordering Information: Si7788DP-T1-GE3 (Lead (Pb)-free and Halogen-free)

FEATURES

- Halogen-free
- TrenchFET[®] Power MOSFET
- 100 % R_g and UIS Tested

APPLICATIONS

- Low-Side DC/DC Conversion
 - Notebook
 - Gaming
- Vcore



N-Channel MOSFET


RoHS
COMPLIANT

ABSOLUTE MAXIMUM RATINGS T_A = 25 °C, unless otherwise noted

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V _{DS}	30	V
Gate-Source Voltage	V _{GS}	± 20	
Continuous Drain Current (T _J = 150 °C)	I _D	50 ^e	A
		50 ^e	
		29.5 ^{b, c}	
		23.5 ^{b, c}	
Pulsed Drain Current	I _{DM}	70	
Continuous Source-Drain Diode Current	I _S	50 ^e	A
		4.7 ^{b, c}	
Single Pulse Avalanche Current	I _{AS}	40	mJ
Avalanche Energy	E _{AS}	80	
Maximum Power Dissipation	P _D	69	W
		44.4	
		5.2 ^{b, c}	
		3.3 ^{b, c}	
Operating Junction and Storage Temperature Range	T _J , T _{stg}	- 55 to 150	°C
Soldering Recommendations (Peak Temperature) ^{f, g}		260	

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient ^{b, d}	R _{thJA}	19	24	°C/W
Maximum Junction-to-Case (Drain)	R _{thJC}	1.2	1.8	

Notes:

a. Based on T_C = 25 °C.

b. Surface Mounted on 1" x 1" FR4 board.

c. t = 10 s.

d. Maximum under Steady State conditions is 65 °C/W.

e. Package limited.

f. See Solder Profile (<http://www.vishay.com/ppg73257>). The PowerPAK SO-8 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.

g. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.







SPECIFICATIONS T _J = 25 °C, unless otherwise noted						
Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Static						
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} = 0 V, I _D = 1 mA	30			V
V _{DS} Temperature Coefficient	ΔV _{DS} /T _J	I _D = 250 μA		37		mV/°C
V _{GS(th)} Temperature Coefficient	ΔV _{GS(th)} /T _J			- 7.3		
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250 μA	1.2		2.5	V
Gate-Source Leakage	I _{GSS}	V _{DS} = 0 V, V _{GS} = ± 20 V			± 100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 30 V, V _{GS} = 0 V			1	μA
		V _{DS} = 30 V, V _{GS} = 0 V, T _J = 55 °C			10	
On-State Drain Current ^a	I _{D(on)}	V _{DS} ≥ 5 V, V _{GS} = 10 V	30			A
Drain-Source On-State Resistance ^a	R _{DS(on)}	V _{GS} = 10 V, I _D = 15 A		0.0026	0.0031	Ω
		V _{GS} = 4.5 V, I _D = 10 A		0.0032	0.0041	
Forward Transconductance ^a	g _{fs}	V _{DS} = 15 V, I _D = 15 A		85		S
Dynamic ^b						
Input Capacitance	C _{iss}	V _{DS} = 15 V, V _{GS} = 0 V, f = 1 MHz		5370		pF
Output Capacitance	C _{oss}			690		
Reverse Transfer Capacitance	C _{rss}			330		
Total Gate Charge	Q _g	V _{DS} = 15 V, V _{GS} = 10 V, I _D = 10 A		82	125	nC
Gate-Source Charge	Q _{gs}	V _{DS} = 15 V, V _{GS} = 4.5 V, I _D = 10 A		37	56	
Gate-Drain Charge	Q _{gd}			12.6		
Gate Resistance	R _g			9.8		
Turn-On Delay Time	t _{d(on)}	f = 1 MHz	0.2	0.95	1.9	Ω
Rise Time	t _r	V _{DD} = 15 V, R _L = 3 Ω I _D ≅ 5 A, V _{GEN} = 4.5 V, R _g = 1 Ω		44	70	ns
Turn-Off Delay Time	t _{d(off)}			21	35	
Fall Time	t _f			45	70	
Turn-On Delay Time	t _{d(on)}			18	30	
Rise Time	t _r	V _{DD} = 15 V, R _L = 3 Ω I _D ≅ 5 A, V _{GEN} = 10 V, R _g = 1 Ω		15	30	
Turn-Off Delay Time	t _{d(off)}			10	20	
Fall Time	t _f			43	70	
				8	15	
Drain-Source Body Diode Characteristics						
Continuous Source-Drain Diode Current	I _S	T _C = 25 °C			50	A
Pulse Diode Forward Current ^a	I _{SM}				70	
Body Diode Voltage	V _{SD}	I _S = 2.7 A		0.74	1.1	V
Body Diode Reverse Recovery Time	t _{rr}	I _F = 5 A, dI/dt = 100 A/μs, T _J = 25 °C		38	60	ns
Body Diode Reverse Recovery Charge	Q _{rr}			36	60	nC
Reverse Recovery Fall Time	t _a			20		ns
Reverse Recovery Rise Time	t _b			18		


Notes:

a. Pulse test; pulse width $\leq 300\text{ }\mu\text{s}$, duty cycle $\leq 2\%$.


b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


**TYPICAL CHARACTERISTICS** 25 °C, unless otherwise noted**Output Characteristics****Transfer Characteristics****On-Resistance vs. Drain Current and Gate Voltage****Capacitance****Gate Charge****On-Resistance vs. Junction Temperature**

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted


Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage



Threshold Voltage




Single Pulse Power

* $V_{GS} >$ minimum V_{GS} at which $R_{DS(on)}$ is specified

Safe Operating Area, Junction-to-Ambient




TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




T_C - Case Temperature (°C)

Current Derating*



T_C - Case Temperature (°C)

Power Derating, Junction-to-Foot




T_A - Ambient Temperature (°C)

Power, Junction-to-Ambient


* The power dissipation P_D is based on $T_{J(max)} = 150$ °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.

Si7788DP

Vishay Siliconix

**TYPICAL CHARACTERISTICS** 25 °C, unless otherwise noted

Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Foot

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <http://www.vishay.com/ppg?69976>.



Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.