R8C/2K Group, R8C/2L Group
RENESAS MCU

## 1. Overview

### 1.1 Features

The R8C/2K Group and R8C/2L Group of single-chip MCUs incorporates the R8C/Tiny Series CPU core, employing sophisticated instructions for a high level of efficiency. With 1 Mbyte of address space, and it is capable of executing instructions at high speed. In addition, the CPU core boasts a multiplier for high-speed operation processing.
Power consumption is low, and the supported operating modes allow additional power control. These MCUs also use an anti-noise configuration to reduce emissions of electromagnetic noise and are designed to withstand EMI. Integration of many peripheral functions, including multifunction timer and serial interface, reduces the number of system components.
Furthermore, the R8C/2L Group has on-chip data flash ( $1 \mathrm{~KB} \times 2$ blocks).
The difference between the R8C/2K Group and R8C/2L Group is only the presence or absence of data flash. Their peripheral functions are the same.

### 1.1.1 Applications

Electronic household appliances, office equipment, audio equipment, consumer equipment, etc.

### 1.1.2 Specifications

Tables 1.1 and 1.2 outlines the Specifications for R8C/2K Group and Tables 1.3 and 1.4 outlines the Specifications for R8C/2L Group.

Table 1.1 Specifications for R8C/2K Group (1)

| Item | Function | Specification |
| :---: | :---: | :---: |
| CPU | Central processing unit | R8C/Tiny series core <br> - Number of fundamental instructions: 89 <br> - Minimum instruction execution time: $\begin{aligned} & 50 \mathrm{~ns}(f(\mathrm{XIN})=20 \mathrm{MHz}, \mathrm{VCC}=3.0 \text { to } 5.5 \mathrm{~V}) \\ & 100 \mathrm{~ns}(f(\mathrm{XIN})=10 \mathrm{MHz}, \mathrm{VCC}=2.7 \text { to } 5.5 \mathrm{~V}) \\ & 200 \mathrm{~ns}(f(\mathrm{XIN})=5 \mathrm{MHz}, \mathrm{VCC}=2.2 \text { to } 5.5 \mathrm{~V}) \end{aligned}$ <br> - Multiplier: 16 bits $\times 16$ bits $\rightarrow 32$ bits <br> - Multiply-accumulate instruction: 16 bits $\times 16$ bits +32 bits $\rightarrow 32$ bits <br> - Operation mode: Single-chip mode (address space: 1 Mbyte) |
| Memory | ROM, RAM | Refer to Table 1.5 Product List for R8C/2K Group. |
| Power Supply <br> Voltage <br> Detection | Voltage detection circuit | - Power-on reset <br> - Voltage detection 3 |
| 1/O Ports | Programmable I/O ports | - Input-only: 3 pins <br> - CMOS I/O ports: 25, selectable pull-up resistor <br> - High current drive ports: 8 |
| Clock | Clock generation circuits | 2 circuits: XIN clock oscillation circuit (with on-chip feedback resistor), On-chip oscillator (high-speed, low-speed) <br> (high-speed on-chip oscillator has a frequency adjustment function) <br> - Oscillation stop detection: XIN clock oscillation stop detection function <br> - Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16 <br> - Low power consumption modes: <br> Standard operating mode (high-speed clock, high-speed on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode |
| Interrupts |  | - External: 4 sources, Internal: 15 sources, Software: 4 sources <br> - Priority levels: 7 levels |
| Watchdog Timer |  | 15 bits $\times 1$ (with prescaler), reset start selectable |
| Timer | Timer RA | 8 bits $\times 1$ (with 8 -bit prescaler) <br> Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode |
|  | Timer RB | 8 bits $\times 1$ (with 8 -bit prescaler) <br> Timer mode (period timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait oneshot generation mode |
|  | Timer RC | 16 bits $\times 1$ (with 4 capture/compare registers) <br> Timer mode (input capture function, output compare function), PWM mode (output 3 pins), PWM2 mode (PWM output pin) |
|  | Timer RD | 16 bits $\times 2$ (with 4 capture/compare registers) <br> Timer mode (input capture function, output compare function), PWM mode (output 6 pins), reset synchronous PWM mode (output three-phase waveforms ( 6 pins), sawtooth wave modulation), complementary PWM mode (output three-phase waveforms ( 6 pins), triangular wave modulation), PWM3 mode (PWM output 2 pins with fixed period) |

Table 1.2 Specifications for R8C/2K Group (2)


## NOTES:

1. Specify the $D$ version if $D$ version functions are to be used.
2. Please contact Renesas Technology sales offices for the $Y$ version.

Table 1.3 Specifications for R8C/2L Group (1)

| Item | Function | Specification |
| :---: | :---: | :---: |
| CPU | Central processing unit | R8C/Tiny series core <br> - Number of fundamental instructions: 89 <br> - Minimum instruction execution time: $\begin{aligned} & 50 \mathrm{~ns}(f(\mathrm{XIN})=20 \mathrm{MHz}, \mathrm{VCC}=3.0 \text { to } 5.5 \mathrm{~V}) \\ & 100 \mathrm{~ns}(f(\mathrm{XIN})=10 \mathrm{MHz}, \mathrm{VCC}=2.7 \text { to } 5.5 \mathrm{~V}) \\ & 200 \mathrm{~ns}(f(\mathrm{XIN})=5 \mathrm{MHz}, \mathrm{VCC}=2.2 \text { to } 5.5 \mathrm{~V}) \end{aligned}$ <br> - Multiplier: 16 bits $\times 16$ bits $\rightarrow 32$ bits <br> - Multiply-accumulate instruction: 16 bits $\times 16$ bits +32 bits $\rightarrow 32$ bits <br> - Operation mode: Single-chip mode (address space: 1 Mbyte) |
| Memory | ROM, RAM | Refer to Table 1.6 Product List for R8C/2L Group. |
| Power Supply Voltage Detection | Voltage detection circuit | - Power-on reset <br> - Voltage detection 3 |
| 1/O Ports | Programmable I/O ports | - Input-only: 3 pins <br> - CMOS I/O ports: 25, selectable pull-up resistor <br> - High current drive ports: 8 |
| Clock | Clock generation circuits | 2 circuits: XIN clock oscillation circuit (with on-chip feedback resistor), On-chip oscillator (high-speed, low-speed) <br> (high-speed on-chip oscillator has a frequency adjustment function) <br> - Oscillation stop detection: XIN clock oscillation stop detection function <br> - Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16 <br> - Low power consumption modes: <br> Standard operating mode (high-speed clock, high-speed on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode |
| Interrupts |  | - External: 4 sources, Internal: 15 sources, Software: 4 sources <br> - Priority levels: 7 levels |
| Watchdog Timer |  | 15 bits $\times 1$ (with prescaler), reset start selectable |
| Timer | Timer RA | 8 bits $\times 1$ (with 8 -bit prescaler) <br> Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode |
|  | Timer RB | 8 bits $\times 1$ (with 8 -bit prescaler) <br> Timer mode (period timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait oneshot generation mode |
|  | Timer RC | 16 bits $\times 1$ (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output 3 pins), PWM2 mode (PWM output pin) |
|  | Timer RD | 16 bits $\times 2$ (with 4 capture/compare registers) <br> Timer mode (input capture function, output compare function), PWM mode (output 6 pins), reset synchronous PWM mode (output three-phase waveforms ( 6 pins), sawtooth wave modulation), complementary PWM mode (output three-phase waveforms (6 pins), triangular wave modulation), PWM3 mode (PWM output 2 pins with fixed period) |

Table 1.4 Specifications for R8C/2L Group (2)


## NOTES:

1. Specify the $D$ version if $D$ version functions are to be used.
2. Please contact Renesas Technology sales offices for the $Y$ version.

### 1.2 Product List

Table 1.5 lists the Product List for R8C/2K Group, Figure 1.1 shows a Part Number, Memory Size, and Package of R8C/2K Group, Table 1.6 lists the Product List for R8C/2L Group, and Figure 1.2 shows a Part Number, Memory Size, and Package of R8C/2L Group.

Table 1.5 Product List for R8C/2K Group
Current of Dec. 2007

| Part No. | ROM Capacity | RAM Capacity | Package Type | Remarks |
| :--- | :--- | :--- | :--- | :--- |
| R5F212K2SNFP | 8 Kbytes | 1 Kbyte | PLQP0032GB-A | N version |
| R5F212K4SNFP | 16 Kbytes | 1.5 Kbytes | PLQP0032GB-A |  |
| R5F212K2SDFP | 8 Kbytes | 1 Kbyte | PLQP0032GB-A | D version |
| R5F212K4SDFP | 16 Kbytes | 1.5 Kbytes | PLQP0032GB-A |  |
| R5F212K2SNXXXFP (D) | 8 Kbytes | 1 Kbyte | PLQP0032GB-A | N version |
| R5F212K4SNXXXFP (D) | 16 Kbytes | 1.5 Kbytes | PLQP0032GB-A | Factory programming <br> product $(1)$ |
| R5F212K2SDXXXFP (D) | 8 Kbytes | 1 Kbyte | PLQP0032GB-A | D version <br>  <br> R5F212K4SDXXXFP (D) |
| 16 Kbytes | 1.5 Kbytes | PLQP0032GB-A | Factory programming <br> product $(1)$ |  |

(D): Under development

NOTE:

1. The user ROM is programmed before shipment.


NOTE:
1: Please contact Renesas Technology sales offices for the $Y$ version.

Figure 1.1 Part Number, Memory Size, and Package of R8C/2K Group

Table 1.6 Product List for R8C/2L Group
Current of Dec. 2007

| Part No. | ROM Capacity |  | RAM <br> Capacity | Package Type | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Program ROM | Data flash |  |  |  |
| R5F212L2SNFP | 8 Kbytes | 1 Kbyte $\times 2$ | 1 Kbyte | PLQP0032GB-A | N version |
| R5F212L4SNFP | 16 Kbytes | 1 Kbyte $\times 2$ | 1.5 Kbytes | PLQP0032GB-A |  |
| R5F212L2SDFP | 8 Kbytes | 1 Kbyte $\times 2$ | 1 Kbyte | PLQP0032GB-A | D version |
| R5F212L4SDFP | 16 Kbytes | 1 Kbyte $\times 2$ | 1.5 Kbytes | PLQP0032GB-A |  |
| R5F212L2SNXXXFP (D) | 8 Kbytes | 1 Kbyte $\times 2$ | 1 Kbyte | PLQP0032GB-A | N version Factory programming product ${ }^{(1)}$ |
| R5F212L4SNXXXFP (D) | 16 Kbytes | 1 Kbyte $\times 2$ | 1.5 Kbytes | PLQP0032GB-A |  |
| R5F212L2SDXXXFP (D) | 8 Kbytes | 1 Kbyte $\times 2$ | 1 Kbyte | PLQP0032GB-A | D version Factory programming product(1) |
| R5F212L4SDXXXFP (D) | 16 Kbytes | 1 Kbyte $\times 2$ | 1.5 Kbytes | PLQP0032GB-A |  |

(D): Under development NOTE:

1. The user ROM is programmed before shipment.


Figure 1.2 Part Number, Memory Size, and Package of R8C/2L Group

### 1.3 Block Diagram

Figure 1.3 shows a Block Diagram.


Figure $1.3 \quad$ Block Diagram

### 1.4 Pin Assignment

Figure 1.4 shows the Pin Assignment (Top View). Table 1.7 outlines the Pin Name Information by Pin Number.


Figure 1.4 Pin Assignment (Top View)

Table 1.7 Pin Name Information by Pin Number

| Pin Number | Control Pin | Port | I/O Pin Functions for of Peripheral Modules |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Interrupt | Timer | Serial Interface | A/D Converter |
| 1 | VREF | P4_2 |  |  |  |  |
| 2 | MODE |  |  |  |  |  |
| 3 | $\overline{\text { RESET }}$ |  |  |  |  |  |
| 4 | XOUT | P4_7 |  |  |  |  |
| 5 | VSS/AVSS |  |  |  |  |  |
| 6 | XIN | P4_6 |  |  |  |  |
| 7 | VCC/AVCC |  |  |  |  |  |
| 8 |  | P3_3 | $\overline{\text { INT3 }}$ | TRCCLK |  |  |
| 9 |  | P2_7 |  | TRDIOD1 |  |  |
| 10 |  | P2_6 |  | TRDIOC1 |  |  |
| 11 |  | P2_5 |  | TRDIOB1 |  |  |
| 12 |  | P2_4 |  | TRDIOA1 |  |  |
| 13 |  | P2_3 |  | TRDIOD0 |  |  |
| 14 |  | P2_1 |  | TRDIOB0 |  |  |
| 15 |  | P2_2 |  | TRDIOC0 |  |  |
| 16 |  | P2_0 |  | TRDIOA0/TRDCLK |  |  |
| 17 |  | P4_5 | $\overline{\text { INTO }}$ |  |  |  |
| 18 |  | P1_7 | $\overline{\text { NT1 }}$ | TRAIO |  |  |
| 19 |  | P1_6 |  |  | CLKO |  |
| 20 |  | P1_5 | $(\overline{\mathrm{INT}})^{(1)}$ | (TRAIO) ${ }^{(1)}$ | RXD0 |  |
| 21 |  | P1_4 |  |  | TXD0 |  |
| 22 |  | P1_3 | $\overline{\mathrm{K} 13}$ | TRBO |  | AN11 |
| 23 |  | P1_2 | $\overline{\mathrm{K} 12}$ | TRCIOB |  | AN10 |
| 24 |  | P1_1 | $\overline{\mathrm{KI} 1}$ | TRCIOA/TRCTRG |  | AN9 |
| 25 |  | P1_0 | $\overline{\mathrm{KIO}}$ |  |  | AN8 |
| 26 |  | P3_4 |  | TRCIOC |  |  |
| 27 |  | P3_5 |  | TRCIOD |  |  |
| 28 |  | P0_5 |  |  |  | AN2 |
| 29 |  | P0_3 |  |  | CLK2 | AN4 |
| 30 |  | P0_2 |  |  | RXD2 | AN5 |
| 31 |  | P0_1 |  |  | TXD2 | AN6 |
| 32 |  | P0_0 |  |  |  | AN7 |

NOTE:

1. Can be assigned to the pin in parentheses by a program.

### 1.5 Pin Functions

Table 1.8 lists Pin Functions.
Table 1.8 Pin Functions

| Item | Pin Name | I/O Type | Description |
| :---: | :---: | :---: | :---: |
| Power supply input | VCC, VSS | - | Apply 2.2 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin. |
| Analog power supply input | AVCC, AVSS | - | Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS. |
| Reset input | $\overline{\text { RESET }}$ | I | Input "L" on this pin resets the MCU. |
| MODE | MODE | I | Connect this pin to VCC via a resistor. |
| XIN clock input | XIN | I | These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins ${ }^{(1)}$. To use an external clock, input it to the XIN pin and leave the XOUT pin open. |
| XIN clock output | XOUT | 0 |  |
| $\overline{\text { INT }}$ interrupt input | $\overline{\mathrm{INTO}}, \overline{\mathrm{INT}}$, $\overline{\mathrm{INT3}}$ | I | $\overline{\mathrm{INT}}$ interrupt input pins. $\overline{\mathrm{NTO}}$ is timer RB, timer RC and timer RD input pins. |
| Key input interrupt | $\overline{\mathrm{KIO}}$ to $\overline{\mathrm{KIJ}}$ | I | Key input interrupt input pins |
| Timer RA | TRAIO | I/O | Timer RA I/O pin |
| Timer RB | TRBO | 0 | Timer RB output pin |
| Timer RC | TRCCLK | I | External clock input pin |
|  | TRCTRG | 1 | External trigger input pin |
|  | TRCIOA, TRCIOB, TRCIOC, TRCIOD | I/O | Timer RC I/O pins |
| Timer RD | TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1 | I/O | Timer RD I/O pins |
|  | TRDCLK | I | External clock input pin |
| Serial interface | CLK0, CLK2 | I/O | Transfer clock I/O pins |
|  | RXD0, RXD2 | I | Serial data input pins |
|  | TXD0, TXD2 | 0 | Serial data output pins |
| Reference voltage input | VREF | I | Reference voltage input pin to A/D converter |
| A/D converter | AN2, AN4 to AN11 | I | Analog input pins to A/D converter |
| I/O port | $\begin{aligned} & \text { P0_0 to P0_3, P0_5, } \\ & \text { P1_0 to P1_7, } \\ & \text { P2_0 to P2_7, } \\ & \text { P3_3 to P3_5, } \\ & \text { P4_5, } \end{aligned}$ | I/O | CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. <br> Any port set to input can be set to use a pull-up resistor or not by a program. <br> P2_0 to P2_7 also function as LED drive ports. |
| Input port | P4_2, P4_6, P4_7 | I | Input-only ports |

I: Input O: Output I/O: Input and output
NOTE:

1. Refer to the oscillator manufacturer for oscillation characteristics.

## 2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.


NOTE:

1. These registers comprise a register bank. There are two register banks.

Figure 2.1 CPU Registers

### 2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits $(\mathrm{R} 0 \mathrm{H})$ and low-order bits $(\mathrm{R} 0 \mathrm{~L})$ to be used separately as 8 -bit data registers. R 1 H and R 1 L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

### 2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32bit address register (A1A0).

### 2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

### 2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the start address of an interrupt vector table.

### 2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

### 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP, and ISP, are each 16 bits wide. The $U$ flag of FLG is used to switch between USP and ISP.

### 2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

### 2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

### 2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

### 2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0 .

### 2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0 ; otherwise to 0 .

### 2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0 .

### 2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the $B$ flag is 0 . Register bank 1 is selected when this flag is set to 1 .

### 2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0 .

### 2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.
Interrupt are disabled when the I flag is set to 0 , and are enabled when the I flag is set to 1 . The I flag is set to 0 when an interrupt request is acknowledged.

### 2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0 ; USP is selected when the U flag is set to 1 .
The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

### 2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7.
If a requested interrupt has higher priority than IPL, the interrupt is enabled.

### 2.8.10 Reserved Bit

If necessary, set to 0 . When read, the content is undefined.

## 3. Memory

### 3.1 R8C/2K Group

Figure 3.1 is a Memory Map of R8C/2K Group. The R8C/2K Group has 1 Mbyte of address space from addresses 00000h to FFFFFh.
The internal ROM is allocated lower addresses, beginning with address 0FFFFh. For example, a 16-Kbyte internal ROM area is allocated addresses 0C000h to 0FFFFh.
The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.
The internal RAM is allocated higher addresses beginning with address 00400 h . For example, a 1.5 -Kbyte internal RAM area is allocated addresses 00400 h to 009 FFh . The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.
Special function registers (SFRs) are allocated addresses 00000 h to 002 FFh . The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.


NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

| Part Number | Internal ROM |  | Internal RAM |  |
| :--- | :---: | :---: | :---: | :---: |
|  | Size | Address 0YYYYh | Size | Address 0XXXXh |
| R5F212K2SNFP, R5F212K2SDFP, <br> R5F212K2SNXXXFP, R5F212K2SDXXXFP | 8 Kbytes | 0E000h | 1 Kbyte | $007 F F h$ |
| R5F212K4SNFP, R5F212K4SDFP, <br> R5F212K4SNXXXFP, R5F212K4SDXXXFP | 16 Kbytes | $0 C 000 \mathrm{~h}$ | 1.5 Kbytes | $009 F F h$ |

Figure 3.1 Memory Map of R8C/2K Group

### 3.2 R8C/2L Group

Figure 3.2 is a Memory Map of R8C/2L Group. The R8C/2L Group has 1 Mbyte of address space from addresses 00000h to FFFFFh.
The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 16 -Kbyte internal ROM area is allocated addresses 0C000h to 0FFFFh.
The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.
The internal ROM (data flash) is allocated addresses 02400h to 02BFFh.
The internal RAM area is allocated higher addresses, beginning with address 00400 h . For example, a 1.5 -Kbyte internal RAM is allocated addresses 00400 h to 009 FFh . The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.
Special function registers (SFRs) are allocated addresses 00000 h to 002 FFh . The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.


## NOTES:

1. Data flash block A (1 Kbyte) and B (1 Kbyte) are shown.
2. The blank regions are reserved. Do not access locations in these regions.

| Part Number | Internal ROM |  | Internal RAM |  |
| :--- | :---: | :---: | :---: | :---: |
|  | Size | Address 0YYYYh | Size | Address 0XXXXh |
| R5F212L2SNFP, R5F212L2SDFP, <br> R5F212L2SNXXXFP, R5F212L2SDXXXFP | 8 Kbytes | $0 E 000 \mathrm{~h}$ | 1 Kbyte | $007 F F h$ |
| R5F212L4SNFP, R5F212L4SDFP, <br> R5F212L4SNXXXFP, R5F212L4SDXXXFP | 16 Kbytes | $0 C 000 \mathrm{~h}$ | 1.5 Kbytes | $009 F F h$ |

Figure 3.2 Memory Map of R8C/2L Group

## 4. Special Function Registers (SFRs)

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.7 list the special function registers.

Table 4.1 SFR Information (1)(1)

| Address | Register | Symbol | After reset |
| :---: | :---: | :---: | :---: |
| 0000h |  |  |  |
| 0001h |  |  |  |
| 0002h |  |  |  |
| 0003h |  |  |  |
| 0004h | Processor Mode Register 0 | PM0 | 00h |
| 0005h | Processor Mode Register 1 | PM1 | 00h |
| 0006h | System Clock Control Register 0 | CM0 | 01101000b |
| 0007h | System Clock Control Register 1 | CM1 | 00100000b |
| 0008h |  |  |  |
| 0009h |  |  |  |
| 000Ah | Protect Register | PRCR | 00h |
| 000Bh |  |  |  |
| 000Ch | Oscillation Stop Detection Register | OCD | 00000100b |
| 000Dh | Watchdog Timer Reset Register | WDTR | XXh |
| 000Eh | Watchdog Timer Start Register | WDTS | XXh |
| 000Fh | Watchdog Timer Control Register | WDC | 00X11111b |
| 0010h | Address Match Interrupt Register 0 | RMAD0 | 00h |
| 0011h |  |  | 00h |
| 0012h |  |  | 00h |
| 0013h | Address Match Interrupt Enable Register | AIER | 00h |
| 0014h | Address Match Interrupt Register 1 | RMAD1 | 00h |
| 0015h |  |  | 00h |
| 0016h |  |  | 00h |
| 0017h |  |  |  |
| 0018h |  |  |  |
| 0019h |  |  |  |
| 001Ah |  |  |  |
| 001Bh |  |  |  |
| 001Ch | Count Source Protection Mode Register | CSPR | $\begin{aligned} & \hline 00 \mathrm{~h} \\ & 10000000 \mathrm{~b}(6) \end{aligned}$ |
| 001Dh |  |  |  |
| 001Eh |  |  |  |
| 001Fh |  |  |  |
| 0020h |  |  |  |
| 0021h |  |  |  |
| 0022h |  |  |  |
| 0023h | High-Speed On-Chip Oscillator Control Register 0 | FRAO | 00h |
| 0024h | High-Speed On-Chip Oscillator Control Register 1 | FRA1 | When shipping |
| 0025h | High-Speed On-Chip Oscillator Control Register 2 | FRA2 | 00h |
| 0026h |  |  |  |
| 0027h |  |  |  |
| 0028h |  |  |  |
| 0029h |  |  |  |
| 002Ah |  |  |  |
| 002Bh | High-Speed On-Chip Oscillator Control Register 6 | FRA6 | When Shipping |
| 002Ch | High-Speed On-Chip Oscillator Control Register 7 | FRA7 | When Shipping |


| 0030h |  |  |  |
| :---: | :---: | :---: | :---: |
| 0031h | Voltage Detection Register $1^{(2)}$ | VCA1 | 00001000b |
| 0032h | Voltage Detection Register 2(2) | VCA2 | $00 h^{(3)}$ 00100000b ${ }^{(4)}$ |
| 0033h |  |  |  |
| 0034h |  |  |  |
| 0035h |  |  |  |
| 0036h | Voltage Monitor 1 Circuit Control Register ${ }^{(5)}$ | VW1C | 00001000b |
| 0037h | Voltage Monitor 2 Circuit Control Register ${ }^{(5)}$ | VW2C | 00h |
| 0038h | Voltage Monitor 0 Circuit Control Register ${ }^{(2)}$ | VWOC | $0000 \times 000 b^{(3)}$ 0100X001b(4) |
| 0039h |  |  |  |
| 003Ah |  |  |  |



X: Undefined
NOTES:

1. The blank regions are reserved. Do not access locations in these regions.
2. Software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset do not affect this register.
3. The LVDOON bit in the OFS register is set to 1 and hardware reset.
4. Power-on reset, voltage monitor 0 reset, or the LVDOON bit in the OFS register is set to 0 and hardware reset.
5. Software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset do not affect b2 and b3.
6. The CSPROINI bit in the OFS register is set to 0 .

Table 4.2 SFR Information (2)(1)

| Address | Register | Symbol | After reset |
| :---: | :---: | :---: | :---: |
| 0040h |  |  |  |
| 0041h |  |  |  |
| 0042h |  |  |  |
| 0043h |  |  |  |
| 0044h |  |  |  |
| 0045h |  |  |  |
| 0046h |  |  |  |
| 0047h | Timer RC Interrupt Control Register | TRCIC | XXXXX000b |
| 0048h | Timer RD0 Interrupt Control Register | TRDOIC | XXXXX000b |
| 0049h | Timer RD1 Interrupt Control Register | TRD1IC | XXXXX000b |
| 004Ah |  |  |  |
| 004Bh | UART2 Transmit Interrupt Control Register | S2TIC | XXXXX000b |
| 004Ch | UART2 Receive Interrupt Control Register | S2RIC | XXXXX000b |
| 004Dh | Key Input Interrupt Control Register | KUPIC | XXXXX000b |
| 004Eh | A/D Conversion Interrupt Control Register | ADIC | XXXXX000b |
| 004Fh |  |  |  |
| 0050h |  |  |  |
| 0051h | UARTO Transmit Interrupt Control Register | SOTIC | XXXXX000b |
| 0052h | UART0 Receive Interrupt Control Register | SORIC | XXXXX000b |
| 0053h |  |  |  |
| 0054h |  |  |  |
| 0055h |  |  |  |
| 0056h | Timer RA Interrupt Control Register | TRAIC | XXXXX000b |
| 0057h |  |  |  |
| 0058h | Timer RB Interrupt Control Register | TRBIC | XXXXX000b |
| 0059h | INT1 Interrupt Control Register | INT1IC | XX00X000b |
| 005Ah | INT3 Interrupt Control Register | INT3IC | XX00X000b |
| 005Bh |  |  |  |
| 005Ch |  |  |  |
| 005Dh | INT0 Interrupt Control Register | INTOIC | XX00X000b |
| 005Eh |  |  |  |
| 005Fh |  |  |  |
| 0060h |  |  |  |
| 0061h |  |  |  |
| 0062h |  |  |  |
| 0063h |  |  |  |
| 0064h |  |  |  |
| 0065h |  |  |  |
| 0066h |  |  |  |
| 0067h |  |  |  |
| 0068h |  |  |  |
| 0069h |  |  |  |
| 006Ah |  |  |  |
| 006Bh |  |  |  |
| 006Ch |  |  |  |
| 006Dh |  |  |  |
| 006Eh |  |  |  |
| 006Fh |  |  |  |
| 0070h |  |  |  |
| 0071h |  |  |  |
| 0072h |  |  |  |
| 0073h |  |  |  |
| 0074h |  |  |  |
| 0075h |  |  |  |
| 0076h |  |  |  |
| 0077h |  |  |  |
| 0078h |  |  |  |
| 0079 |  |  |  |
| 007Ah |  |  |  |
| 007Bh |  |  |  |
| 007Ch |  |  |  |
| 007Dh |  |  |  |
| 007Eh |  |  |  |
| 007Fh |  |  |  |

X: Undefined
NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

Table 4.3 SFR Information (3)(1)

| Address | Register | Symbol | After reset |
| :---: | :---: | :---: | :---: |
| 0080h |  |  |  |
| 0081h |  |  |  |
| 0082h |  |  |  |
| 0083h |  |  |  |
| 0084h |  |  |  |
| 0085h |  |  |  |
| 0086h |  |  |  |
| 0087h |  |  |  |
| 0088h |  |  |  |
| 0089h |  |  |  |
| 008Ah |  |  |  |
| 008Bh |  |  |  |
| 008Ch |  |  |  |
| 008Dh |  |  |  |
| 008Eh |  |  |  |
| 008Fh |  |  |  |
| 0090h |  |  |  |
| 0091h |  |  |  |
| 0092h |  |  |  |
| 0093h |  |  |  |
| 0094h |  |  |  |
| 0095h |  |  |  |
| 0096h |  |  |  |
| 0097h |  |  |  |
| 0098h |  |  |  |
| 0099h |  |  |  |
| 009Ah |  |  |  |
| 009Bh |  |  |  |
| 009Ch |  |  |  |
| 009Dh |  |  |  |
| 009Eh |  |  |  |
| 009Fh |  |  |  |
| 00A0h | UART0 Transmit/Receive Mode Register | UOMR | 00h |
| 00A1h | UART0 Bit Rate Register | U0BRG | XXh |
| 00A2h | UART0 Transmit Buffer Register | UOTB | XXh |
| 00A3h |  |  | XXh |
| 00A4h | UART0 Transmit/Receive Control Register 0 | U0C0 | 00001000b |
| 00A5h | UART0 Transmit/Receive Control Register 1 | U0C1 | 00000010b |
| 00A6h | UART0 Receive Buffer Register | U0RB | XXh |
| 00A7h |  |  | XXh |
| 00A8h |  |  |  |
| 00A9h |  |  |  |
| 00AAh |  |  |  |
| 00ABh |  |  |  |
| 00ACh |  |  |  |
| 00ADh |  |  |  |
| 00AEh |  |  |  |
| 00AFh |  |  |  |
| 00B0h |  |  |  |
| 00B1h |  |  |  |
| 00B2h |  |  |  |
| 00B3h |  |  |  |
| 00B4h |  |  |  |
| 00B5h |  |  |  |
| 00B6h |  |  |  |
| 00B7h |  |  |  |
| 00B8h |  |  |  |
| 00B9h |  |  |  |
| 00BAh |  |  |  |
| 00BBh |  |  |  |
| 00BCh |  |  |  |
| 00BDh |  |  |  |
| 00BEh |  |  |  |
| 00BFh |  |  |  |

X: Undefined
NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

Table 4.4 SFR Information (4)(1)

| Address | Register | Symbol | After reset |
| :---: | :---: | :---: | :---: |
| 00C0h | A/D Register | AD |  |
| 00C1h |  |  | XXh |
| 00C3h |  |  |  |
|  |  |  |  |  |  |
| 00C4h |  |  |  |
| 00C5h |  |  |  |
| 00C6h |  |  |  |
| 00C7h |  |  |  |
| 00C8h |  |  |  |
| 00C9h |  |  |  |
| 00CAh |  |  |  |
| 00CBh |  |  |  |
| 00CCh |  |  |  |
| 00CDh |  |  |  |
| 00CEh |  |  |  |
| 00CFh |  |  |  |
| 00D0h |  |  |  |
| 00D1h |  |  |  |
| 00D2h |  |  |  |
| 00D3h |  |  |  |
| 00D4h | A/D Control Register 2 | ADCON2 | 00h |
| 00D5h |  |  |  |
| 00D6h | A/D Control Register 0 | ADCON0 | 00h |
| 00D7h | A/D Control Register 1 | ADCON1 | 00h |
| 00D8h |  |  |  |
| 00D9h |  |  |  |
| 00DAh |  |  |  |
| 00DBh |  |  |  |
| 00DCh |  |  |  |
| 00DDh |  |  |  |
| 00DEh |  |  |  |
| 00DFh |  |  |  |
| 00EOh | Port P0 Register | P0 | XXh |
| 00E1h | Port P1 Register | P1 | XXh |
| 00E2h | Port P0 Direction Register | PD0 | 00h |
| 00E3h | Port P1 Direction Register | PD1 | 00h |
| 00E4h | Port P2 Register | P2 | XXh |
| 00E5h | Port P3 Register | P3 | XXh |
| 00E6h | Port P2 Direction Register | PD2 | 00h |
| 00E7h | Port P3 Direction Register | PD3 | 00h |
| 00E8h | Port P4 Register | P4 | XXh |
| 00E9h |  |  |  |
| 00EAh | Port P4 Direction Register | PD4 | 00h |
| 00EBh |  |  |  |
| 00ECh |  |  |  |
| 00EDh |  |  |  |
| 00EEh |  |  |  |
| 00EFh |  |  |  |
| 00FOh |  |  |  |
| 00F1h |  |  |  |
| 00F2h |  |  |  |
| 00F3h |  |  |  |
| 00F4h | Port P2 Drive Capacity Control Register | P2DRR | 00h |
| 00F5h | Pin Select Register 1 | PINSR1 | XXh |
| 00F6h | Pin Select Register 2 | PINSR2 | XXh |
| 00F7h | Pin Select Register 3 | PINSR3 | XXh |
| 00F8h | Port Mode Register | PMR | 00h |
| 00F9h | External Input Enable Register | INTEN | 00h |
| 00FAh | INT Input Filter Select Register | INTF | 00h |
| 00FBh | Key Input Enable Register | KIEN | 00h |
| 00FCh | Pull-Up Control Register 0 | PUR0 | 00h |
| 00FDh | Pull-Up Control Register 1 | PUR1 | XX000000b |
| 00FEh |  |  |  |
| 00FFh |  |  |  |

X: Undefined
NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

Table 4.5 SFR Information (5)(1)

| Address | Register | Symbol | After reset |
| :---: | :---: | :---: | :---: |
| 0100h | Timer RA Control Register | TRACR | 00h |
| 0101h | Timer RA I/O Control Register | TRAIOC | 00h |
| 0102h | Timer RA Mode Register | TRAMR | 00h |
| 0103h | Timer RA Prescaler Register | TRAPRE | FFh |
| 0104h | Timer RA Register | TRA | FFh |
| 0105h | LIN Control Register 2 | LINCR2 | 00h |
| 0106h | LIN Control Register | LINCR | 00h |
| 0107h | LIN Status Register | LINST | 00h |
| 0108h | Timer RB Control Register | TRBCR | 00h |
| 0109h | Timer RB One-Shot Control Register | TRBOCR | 00h |
| 010Ah | Timer RB I/O Control Register | TRBIOC | 00h |
| 010Bh | Timer RB Mode Register | TRBMR | 00h |
| 010Ch | Timer RB Prescaler Register | TRBPRE | FFh |
| 010Dh | Timer RB Secondary Register | TRBSC | FFh |
| 010Eh | Timer RB Primary Register | TRBPR | FFh |
| 010Fh |  |  |  |
| 0110h |  |  |  |
| 0111h |  |  |  |
| 0112h |  |  |  |
| 0113h |  |  |  |
| 0114h |  |  |  |
| 0115h |  |  |  |
| 0116h |  |  |  |
| 0117h |  |  |  |
| 0118h |  |  |  |
| 0119h |  |  |  |
| 011Ah |  |  |  |
| 011Bh |  |  |  |
| 011Ch |  |  |  |
| 011Dh |  |  |  |
| 011Eh |  |  |  |
| 011Fh |  |  |  |
| 0120h | Timer RC Mode Register | TRCMR | 01001000b |
| 0121h | Timer RC Control Register 1 | TRCCR1 | 00h |
| 0122h | Timer RC Interrupt Enable Register | TRCIER | 01110000b |
| 0123h | Timer RC Status Register | TRCSR | 01110000b |
| 0124h | Timer RC 1/O Control Register 0 | TRCIOR0 | 10001000b |
| 0125h | Timer RC I/O Control Register 1 | TRCIOR1 | 10001000b |
| 0126h | Timer RC Counter | TRC | 00h |
| 0127h |  |  | 00h |
| 0128h | Timer RC General Register A | TRCGRA | FFh |
| 0129h |  |  | FFh |
| 012Ah | Timer RC General Register B | TRCGRB | FFh |
| 012Bh |  |  | FFh |
| 012Ch | Timer RC General Register C | TRCGRC | FFh |
| 012Dh |  |  | FFh |
| 012Eh | Timer RC General Register D | TRCGRD | FFh |
| 012Fh |  |  | FFh |
| 0130h | Timer RC Control Register 2 | TRCCR2 | 00011111b |
| 0131h | Timer RC Digital Filter Function Select Register | TRCDF | 00h |
| 0132h | Timer RC Output Master Enable Register | TRCOER | 01111111b |
| 0133h |  |  |  |
| 0134h |  |  |  |
| 0135h |  |  |  |
| 0136h |  |  |  |
| 0137h | Timer RD Start Register | TRDSTR | 11111100b |
| 0138h | Timer RD Mode Register | TRDMR | 00001110b |
| 0139h | Timer RD PWM Mode Register | TRDPMR | 10001000b |
| 013Ah | Timer RD Function Control Register | TRDFCR | 10000000b |
| 013Bh | Timer RD Output Master Enable Register 1 | TRDOER1 | FFh |
| 013Ch | Timer RD Output Master Enable Register 2 | TRDOER2 | 01111111b |
| 013Dh | Timer RD Output Control Register | TRDOCR | 00h |
| 013Eh | Timer RD Digital Filter Function Select Register 0 | TRDDF0 | 00h |
| 013Fh | Timer RD Digital Filter Function Select Register 1 | TRDDF1 | 00h |

NOTE:

1. The blank regions are reserved. Do not access locations in these regions

Table 4.6 SFR Information (6)(1)

| Address | Register | Symbol | After reset |
| :---: | :---: | :---: | :---: |
| 0140h | Timer RD Control Register 0 | TRDCR0 | 00h |
| 0141h | Timer RD I/O Control Register A0 | TRDIORA0 | 10001000b |
| 0142h | Timer RD I/O Control Register C0 | TRDIORC0 | 10001000b |
| 0143h | Timer RD Status Register 0 | TRDSR0 | 11100000b |
| 0144h | Timer RD Interrupt Enable Register 0 | TRDIER0 | 11100000b |
| 0145h | Timer RD PWM Mode Output Level Control Register 0 | TRDPOCR0 | 11111000b |
| 0146h | Timer RD Counter 0 | TRDO | 00h |
| 0147h |  |  | 00h |
| 0148h | Timer RD General Register A0 | TRDGRA0 | FFh |
| 0149h |  |  | FFh |
| 014Ah | Timer RD General Register B0 | TRDGRB0 | FFh |
| 014Bh |  |  | FFh |
| 014Ch | Timer RD General Register C0 | TRDGRC0 | FFh |
| 014Dh |  |  | FFh |
| 014Eh | Timer RD General Register D0 | TRDGRD0 | FFh |
| 014Fh |  |  | FFh |
| 0150h | Timer RD Control Register 1 | TRDCR1 | 00h |
| 0151h | Timer RD l/O Control Register A1 | TRDIORA1 | 10001000b |
| 0152h | Timer RD I/O Control Register C1 | TRDIORC1 | 10001000b |
| 0153h | Timer RD Status Register 1 | TRDSR1 | 11000000b |
| 0154h | Timer RD Interrupt Enable Register 1 | TRDIER1 | 11100000b |
| 0155h | Timer RD PWM Mode Output Level Control Register 1 | TRDPOCR1 | 11111000b |
| 0156h | Timer RD Counter 1 | TRD1 | 00h |
| 0157h |  |  | 00h |
| 0158h | Timer RD General Register A1 | TRDGRA1 | FFh |
| 0159h |  |  | FFh |
| 015Ah | Timer RD General Register B1 | TRDGRB1 | FFh |
| 015Bh |  |  | FFh |
| 015Ch | Timer RD General Register C1 | TRDGRC1 | FFh |
| 015Dh |  |  | FFh |
| 015Eh | Timer RD General Register D1 | TRDGRD1 | FFh |
| 015Fh |  |  | FFh |
| 0160h | UART2 Transmit/Receive Mode Register | U2MR | 00h |
| 0161h | UART2 Bit Rate Register | U2BRG | XXh |
| 0162h | UART2 Transmit Buffer Register | U2TB | XXh |
| 0163h |  |  | XXh |
| 0164h | UART2 Transmit/Receive Control Register 0 | U2C0 | 00001000b |
| 0165h | UART2 Transmit/Receive Control Register 1 | U2C1 | 00000010b |
| 0166h | UART2 Receive Buffer Register | U2RB | XXh |
| 0167h |  |  | XXh |
| 0168h |  |  |  |
| 0169 |  |  |  |
| 016Ah |  |  |  |
| 016Bh |  |  |  |
| 016Ch |  |  |  |
| 016Dh |  |  |  |
| 016Eh |  |  |  |
| 016Fh |  |  |  |
| 0170h |  |  |  |
| 0171h |  |  |  |
| 0172h |  |  |  |
| 0173h |  |  |  |
| 0174h |  |  |  |
| 0175h |  |  |  |
| 0176h |  |  |  |
| 0177h |  |  |  |
| 0178h |  |  |  |
| 0179h |  |  |  |
| 017Ah |  |  |  |
| 017Bh |  |  |  |
| 017Ch |  |  |  |
| 017Dh |  |  |  |
| 017Eh |  |  |  |
| 017Fh |  |  |  |

X : Undefined
NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

Table 4.7 SFR Information (7) ${ }^{(1)}$

| Address | Register | Symbol | After reset |
| :---: | :---: | :---: | :---: |
| 0180h |  |  |  |
| 0181h |  |  |  |
| 0182h |  |  |  |
| 0183h |  |  |  |
| 0184h |  |  |  |
| 0185h |  |  |  |
| 0186h |  |  |  |
| 0187h |  |  |  |
| 0188h |  |  |  |
| 0189h |  |  |  |
| 018Ah |  |  |  |
| 018Bh |  |  |  |
| 018Ch |  |  |  |
| 018Dh |  |  |  |
| 018Eh |  |  |  |
| 018Fh |  |  |  |
| 0190h |  |  |  |
| 0191h |  |  |  |
| 0192h |  |  |  |
| 0193h |  |  |  |
| 0194h |  |  |  |
| 0195h |  |  |  |
| 0196h |  |  |  |
| 0197h |  |  |  |
| 0198h |  |  |  |
| 0199h |  |  |  |
| 019Ah |  |  |  |
| 019Bh |  |  |  |
| 019Ch |  |  |  |
| 019Dh |  |  |  |
| 019Eh |  |  |  |
| 019Fh |  |  |  |
| 01A0h |  |  |  |
| 01A1h |  |  |  |
| 01A2h |  |  |  |
| 01A3h |  |  |  |
| 01A4h |  |  |  |
| 01A5h |  |  |  |
| 01A6h |  |  |  |
| 01A7h |  |  |  |
| 01A8h |  |  |  |
| 01A9h |  |  |  |
| 01AAh |  |  |  |
| 01ABh |  |  |  |
| 01ACh |  |  |  |
| 01ADh |  |  |  |
| 01AEh |  |  |  |
| 01AFh |  |  |  |
| 01B0h |  |  |  |
| 01B1h |  |  |  |
| 01B2h |  |  |  |
| 01B3h | Flash Memory Control Register 4 | FMR4 | 01000000b |
| 01B4h |  |  |  |
| 01B5h | Flash Memory Control Register 1 | FMR1 | 1000000Xb |
| 01B6h |  |  |  |
| 01B7h | Flash Memory Control Register 0 | FMR0 | 00000001b |
| 01B8h |  |  |  |
| 01B9h |  |  |  |
| 01BAh |  |  |  |
| 01BBh |  |  |  |
| 01BCh |  |  |  |
| 01BDh |  |  |  |
| 01BEh |  |  |  |
| 01BFh |  |  |  |
| FFFFh | Option Function Select Register | OFS | (Note 2) |

## X: Undefined

NOTES:

1. The blank regions are reserved. Do not access locations in these regions.
2. The OFS register cannot be changed by a program. Use a flash programmer to write to it.

## 5. Electrical Characteristics

The electrical characteristics of N version (Topr $=-20^{\circ} \mathrm{C}$ to $\left.85^{\circ} \mathrm{C}\right)$ and D version ( $\mathrm{Topr}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ) are listed below.
Please contact Renesas Technology sales offices for the electrical characteristics in the Y version ( $\mathrm{Topr}=$ $-20^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$ ).

Table 5.1 Absolute Maximum Ratings

| Symbol | Parameter | Condition | Rated Value | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Vcc/AVcc | Supply voltage |  | -0.3 to 6.5 | V |
| VI | Input voltage |  | -0.3 to Vcc +0.3 | V |
| Vo | Output voltage |  | -0.3 to Vcc + 0.3 | V |
| Pd | Power dissipation | Topr $=25^{\circ} \mathrm{C}$ | 500 | mW |
| Topr | Operating ambient temperature |  | -20 to 85 (N version) / <br> -40 to 85 (D version) | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

Table 5.2 Recommended Operating Conditions

| Symbol | Parameter |  | Conditions | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Vcc | Supply voltage |  |  |  | 2.2 | - | 5.5 | V |
| AVcc | Supply voltage |  |  | 2.7 | - | 5.5 |  |
| Vss/AVss | Supply voltage |  |  | - | 0 | - | V |
| VIH | Input "H" voltage |  |  | 0.8 Vcc | - | Vcc | V |
| VIL | Input "L" voltage |  |  | 0 | - | 0.2 Vcc | V |
| IOH(sum) | Peak sum output "H" current | Sum of all pins IOH(peak) |  | - | - | -160 | mA |
| IOH (sum) | Average sum output "H" current | Sum of all pins $\mathrm{IOH}(\mathrm{avg})$ |  | - | - | -80 | mA |
| IOH (peak) | Peak output "H" current | Except P2_0 to P2_7 |  | - | - | -10 | mA |
|  |  | P2_0 to P2_7 |  | - | - | -40 | mA |
| IOH(avg) | Average output "H" current | Except P2_0 to P2_7 |  | - | - | -5 | mA |
|  |  | P2_0 to P2_7 |  | - | - | -20 | mA |
| IOL(sum) | Peak sum output "L" currents | Sum of all pins IOL(peak) |  | - | - | 160 | mA |
| IOL(sum) | Average sum output "L" currents | Sum of all pins loL(avg) |  | - | - | 80 | mA |
| IOL(peak) | Peak output "L" currents | Except P2_0 to P2_7 |  | - | - | 10 | mA |
|  |  | P2_0 to P2_7 |  | - | - | 40 | mA |
| IOL(avg) | Average output <br> "L" current | Except P2_0 to P2_7 |  | - | - | 5 | mA |
|  |  | P2_0 to P2_7 |  | - | - | 20 | mA |
| f (XIN) | XIN clock input oscillation frequency |  | $3.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 0 | - | 20 | MHz |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{Vcc}<3.0 \mathrm{~V}$ | 0 | - | 10 | MHz |
|  |  |  | $2.2 \mathrm{~V} \leq \mathrm{Vcc}<2.7 \mathrm{~V}$ | 0 | - | 5 | MHz |
| - | System clock | $\begin{aligned} & \hline \text { OCD2 }=0 \\ & \text { XIN clock selected } \end{aligned}$ | $3.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 0 | - | 20 | MHz |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{Vcc}<3.0 \mathrm{~V}$ | 0 | - | 10 | MHz |
|  |  |  | $2.2 \mathrm{~V} \leq \mathrm{Vcc}<2.7 \mathrm{~V}$ | 0 | - | 5 | MHz |
|  |  | $\mathrm{OCD} 2=1$ <br> On-chip oscillator clock selected | $\text { FRA01 = } 0$ <br> Low-speed on-chip oscillator clock selected | - | 125 | - | kHz |
|  |  |  | FRA01 = 1 High-speed on-chip oscillator clock selected $3.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | - | - | 20 | MHz |
|  |  |  | FRA01 = 1 High-speed on-chip oscillator clock selected $2.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | - | - | 10 | MHz |
|  |  |  | FRA01 = 1 High-speed on-chip oscillator clock selected $2.2 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | - | - | 5 | MHz |

NOTES:

1. $\mathrm{Vcc}=2.2$ to 5.5 V at $\mathrm{Topr}=-20$ to $85^{\circ} \mathrm{C}$ ( N version) $/-40$ to $85^{\circ} \mathrm{C}$ ( D version), unless otherwise specified.
2. The average output current indicates the average value of current measured during 100 ms .

Table 5.3 A/D Converter Characteristics

| Symbol | Parameter |  | Conditions | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | Resolution |  |  | Vref = AVcc | - | - | 10 | Bits |
| - | Absolute accuracy | 10-bit mode | $\phi A D=10 \mathrm{MHz}, \mathrm{V}$ ref $=\mathrm{AVCC}=5.0 \mathrm{~V}$ | - | - | $\pm 3$ | LSB |
|  |  | 8-bit mode | $\phi A D=10 \mathrm{MHz}$, Vref $=$ AVcc $=5.0 \mathrm{~V}$ | - | - | $\pm 2$ | LSB |
|  |  | 10-bit mode | $\phi A D=10 \mathrm{MHz}, \mathrm{V}$ ref $=\mathrm{AVcc}=3.3 \mathrm{~V}$ | - | - | $\pm 5$ | LSB |
|  |  | 8-bit mode | $\phi A D=10 \mathrm{MHz}, \mathrm{V}$ ref $=\mathrm{AVCC}=3.3 \mathrm{~V}$ | - | - | $\pm 2$ | LSB |
| Rladder | Resistor ladder |  | Vref = AVcc | 10 | - | 40 | $\mathrm{k} \Omega$ |
| tconv | Conversion time | 10-bit mode | $\phi A D=10 \mathrm{MHz}, \mathrm{V}$ ref $=\mathrm{AVCC}=5.0 \mathrm{~V}$ | 3.3 | - | - | $\mu \mathrm{S}$ |
|  |  | 8-bit mode | $\phi A D=10 \mathrm{MHz}, \mathrm{V}$ ref $=\mathrm{AVCC}=5.0 \mathrm{~V}$ | 2.8 | - | - | $\mu \mathrm{S}$ |
| Vref | Reference voltage |  |  | 2.2 | - | AVcc | V |
| VIA | Analog input voltage ${ }^{(2)}$ |  |  | 0 | - | AVcc | V |
| - | A/D operating clock frequency | Without sample and hold | $\mathrm{V}_{\text {ref }}=\mathrm{AVcc}=2.7$ to 5.5 V | 0.25 | - | 10 | MHz |
|  |  | With sample and hold | Vref $=\mathrm{AVcc}=2.7$ to 5.5 V | 1 | - | 10 | MHz |

NOTES:

1. $\mathrm{AVcc}=2.7$ to 5.5 V at Topr $=-20$ to $85^{\circ} \mathrm{C}$ ( N version) $/-40$ to $85^{\circ} \mathrm{C}$ (D version), unless otherwise specified.
2. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8 -bit mode.


Figure 5.1 Ports P0 to P4 Timing Measurement Circuit

Table 5.4 Flash Memory (Program ROM) Electrical Characteristics

| Symbol | Parameter | Conditions | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | Program/erase endurance ${ }^{(2)}$ | R8C/2K Group | 100 ${ }^{(3)}$ | - | - | times |
|  |  | R8C/2L Group | 1,000(3) | - | - | times |
| - | Byte program time |  | - | 50 | 400 | $\mu \mathrm{s}$ |
| - | Block erase time |  | - | 0.4 | 9 | S |
| td(SR-SUS) | Time delay from suspend request until suspend |  | - | - | $\begin{gathered} 97+\text { CPU clock } \\ \times 6 \text { cycles } \end{gathered}$ | $\mu \mathrm{s}$ |
| - | Interval from erase start/restart until following suspend request |  | 650 | - | - | $\mu \mathrm{s}$ |
| - | Interval from program start/restart until following suspend request |  | 0 | - | - | ns |
| - | Time from suspend until program/erase restart |  | - | - | $\begin{aligned} & 3+\text { CPU clock } \\ & \times 4 \text { cycles } \\ & \hline \end{aligned}$ | $\mu \mathrm{s}$ |
| - | Program, erase voltage |  | 2.7 | - | 5.5 | V |
| - | Read voltage |  | 2.2 | - | 5.5 | V |
| - | Program, erase temperature |  | 0 | - | 60 | ${ }^{\circ} \mathrm{C}$ |
| - | Data hold time ${ }^{(7)}$ | Ambient temperature $=55^{\circ} \mathrm{C}$ | 20 | - | - | year |

NOTES:

1. $\mathrm{Vcc}=2.7$ to 5.5 V at $\mathrm{Topr}=0$ to $60^{\circ} \mathrm{C}$, unless otherwise specified.
2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.
If the programming and erasure endurance is $n(n=100$ or 10,000$)$, each block can be erased $n$ times. For example, if 1,024 1-byte writes are performed to block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
3. Endurance to guarantee all electrical characteristics after program and erase. ( 1 to Min. value can be guaranteed).
4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erase count of each block and limit the number of erase operations to a certain number.
5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
7. The data hold time includes time that the power supply is off or the clock is not supplied.

Table 5.5 Flash Memory (Data flash Block A, Block B) Electrical Characteristics ${ }^{(4)}$

| Symbol | Parameter | Conditions | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | Program/erase endurance ${ }^{(2)}$ |  | 10,000(3) | - | - | times |
| - | Byte program time (program/erase endurance $\leq 1,000$ times) |  | - | 50 | 400 | $\mu \mathrm{s}$ |
| - | Byte program time (program/erase endurance $>1,000$ times) |  | - | 65 | - | $\mu \mathrm{s}$ |
| - | Block erase time (program/erase endurance $\leq 1,000$ times) |  | - | 0.2 | 9 | S |
| - | Block erase time (program/erase endurance $>1,000$ times) |  | - | 0.3 | - | S |
| td(SR-SUS) | Time delay from suspend request until suspend |  | - | - | $\begin{gathered} \hline 97+\text { CPU clock } \\ \times 6 \text { cycles } \end{gathered}$ | $\mu \mathrm{s}$ |
| - | Interval from erase start/restart until following suspend request |  | 650 | - | - | $\mu \mathrm{s}$ |
| - | Interval from program start/restart until following suspend request |  | 0 | - | - | ns |
| - | Time from suspend until program/erase restart |  | - | - | 3+CPU clock <br> $\times 4$ cycles | $\mu \mathrm{S}$ |
| - | Program, erase voltage |  | 2.7 | - | 5.5 | V |
| - | Read voltage |  | 2.2 | - | 5.5 | V |
| - | Program, erase temperature |  | -20(8) | - | 85 | ${ }^{\circ} \mathrm{C}$ |
| - | Data hold time ${ }^{(9)}$ | Ambient temperature $=55^{\circ} \mathrm{C}$ | 20 | - | - | year |

NOTES:

1. $V c c=2.7$ to 5.5 V at $\mathrm{Topr}=-20$ to $85^{\circ} \mathrm{C}\left(\mathrm{N}\right.$ version) $/-40$ to $85^{\circ} \mathrm{C}$ ( D version), unless otherwise specified.
2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.
If the programming and erasure endurance is $n(n=100$ or 10,000$)$, each block can be erased $n$ times. For example, if 1,024 1 -byte writes are performed to block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
3. Endurance to guarantee all electrical characteristics after program and erase. ( 1 to Min. value can be guaranteed).
4. Standard of block A and block B when program and erase endurance exceeds 1,000 times. Byte program time to 1,000 times is the same as that in program ROM.
5. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erase count of each block and limit the number of erase operations to a certain number.
6. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
7. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
8. $-40^{\circ} \mathrm{C}$ for D version.
9. The data hold time includes time that the power supply is off or the clock is not supplied.


Figure $5.2 \quad$ Time delay until Suspend

Table 5.6 Voltage Detection 0 Circuit Electrical Characteristics

| Symbol | Parameter | Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Vdet0 | Voltage detection level |  | 2.2 | 2.3 | 2.4 | V |
| - | Voltage detection circuit self power consumption | VCA25 = 1, Vcc $=5.0 \mathrm{~V}$ | - | 0.9 | - | $\mu \mathrm{A}$ |
| $\operatorname{td}(\mathrm{E}-\mathrm{A})$ | Waiting time until voltage detection circuit operation starts ${ }^{(2)}$ |  | - | - | 300 | $\mu \mathrm{S}$ |
| Vccmin | MCU operating voltage minimum value |  | 2.2 | - | - | V |

NOTES:

1. The measurement condition is $\mathrm{Vcc}=2.2$ to 5.5 V and $\mathrm{Topr}=-20$ to $85^{\circ} \mathrm{C}$ ( N version) $/-40$ to $85^{\circ} \mathrm{C}$ ( D version).
2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.

Table 5.7 Voltage Detection 1 Circuit Electrical Characteristics

| Symbol | Parameter | Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Vdet1 | Voltage detection level(4) |  | 2.70 | 2.85 | 3.00 | V |
| - | Voltage monitor 1 interrupt request generation time ${ }^{(2)}$ |  | - | 40 | - | $\mu \mathrm{s}$ |
| - | Voltage detection circuit self power consumption | VCA26 = 1, Vcc = 5.0 V | - | 0.6 | - | $\mu \mathrm{A}$ |
| $\operatorname{td}(\mathrm{E}-\mathrm{A})$ | Waiting time until voltage detection circuit operation starts ${ }^{(3)}$ |  | - | - | 100 | $\mu \mathrm{S}$ |

NOTES:

1. The measurement condition is $\mathrm{VCC}=2.2$ to 5.5 V and $\mathrm{Topr}=-20$ to $85^{\circ} \mathrm{C}$ ( N version) $/-40$ to $85^{\circ} \mathrm{C}$ ( D version).
2. Time until the voltage monitor 1 interrupt request is generated after the voltage passes $V$ det1.
3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0 .
4. This parameter shows the voltage detection level when the power supply drops.

The voltage detection level when the power supply rises is higher than the voltage detection level when the power supply drops by approximately 0.1 V .

Table 5.8 Voltage Detection 2 Circuit Electrical Characteristics

| Symbol | Parameter | Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Vdet2 | Voltage detection level |  | 3.3 | 3.6 | 3.9 | V |
| - | Voltage monitor 2 interrupt request generation time ${ }^{(2)}$ |  | - | 40 | - | $\mu \mathrm{s}$ |
| - | Voltage detection circuit self power consumption | VCA27 = 1, Vcc = 5.0 V | - | 0.6 | - | $\mu \mathrm{A}$ |
| $\operatorname{td}(\mathrm{E}-\mathrm{A})$ | Waiting time until voltage detection circuit operation starts(3) |  | - | - | 100 | $\mu \mathrm{S}$ |

NOTES:

1. The measurement condition is $\mathrm{Vcc}=2.2$ to 5.5 V and Topr $=-20$ to $85^{\circ} \mathrm{C}$ ( N version) $/-40$ to $85^{\circ} \mathrm{C}$ ( D version).
2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes $V$ det2.
3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0 .

Table 5.9 Power-on Reset Circuit, Voltage Monitor 0 Reset Electrical Characteristics ${ }^{(3)}$

| Symbol | Parameter | Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Vpor1 | Power-on reset valid voltage ${ }^{(4)}$ |  | - | - | 0.1 | V |
| Vpor2 | Power-on reset or voltage monitor 0 reset valid voltage |  | 0 | - | Vdet0 | V |
| trth | External power Vcc rise gradient(2) |  | 20 | - | - | $\mathrm{mV} / \mathrm{msec}$ |

NOTES:

1. The measurement condition is Topr $=-20$ to $85^{\circ} \mathrm{C}$ ( N version) $/-40$ to $85^{\circ} \mathrm{C}$ ( D version), unless otherwise specified.
2. This condition (external power Vcc rise gradient) does not apply if $\mathrm{Vcc} \geq 1.0 \mathrm{~V}$.
3. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDOON bit in the OFS register to 0 , the VWOCO and VWOC6 bits in the VWOC register to 1 respectively, and the VCA25 bit in the VCA2 register to 1.
4. tw(por1) indicates the duration the external power Vcc must be held below the effective voltage (Vor1) to enable a power on reset. When turning on the power for the first time, maintain tw(por1) for 30 s or more if $-20^{\circ} \mathrm{C} \leq \mathrm{Topr} \leq 85^{\circ} \mathrm{C}$, maintain tw(por1) for 3,000 s or more if $-40^{\circ} \mathrm{C} \leq$ Topr $<-20^{\circ} \mathrm{C}$.


Figure 5.3 Reset Circuit Electrical Characteristics

Table 5.10 High-speed On-Chip Oscillator Circuit Electrical Characteristics

| Symbol | Parameter | Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| fOCO40M | High-speed on-chip oscillator frequency temperature • supply voltage dependence | $\begin{aligned} & \mathrm{VCC}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & -20^{\circ} \mathrm{C} \leq \mathrm{Topr} \leq 85^{\circ} \mathrm{C}(2) \end{aligned}$ | 39.2 | 40 | 40.8 | MHz |
|  |  | $\begin{aligned} & \hline \mathrm{Vcc}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{Topr} \leq 85^{\circ} \mathrm{C}(2) \end{aligned}$ | 39.0 | 40 | 41.0 | MHz |
|  |  | $\begin{aligned} & \hline \mathrm{Vcc}=2.2 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & -20^{\circ} \mathrm{C} \leq \mathrm{Topr} \leq 85^{\circ} \mathrm{C}(3) \end{aligned}$ | 35.2 | 40 | 44.8 | MHz |
|  |  | $\begin{aligned} & \hline \mathrm{Vcc}=2.2 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{Topr} \leq 85^{\circ} \mathrm{C}(3) \end{aligned}$ | 34.0 | 40 | 46.0 | MHz |
|  | High-speed on-chip oscillator frequency when correction value in FRA7 register is written to FRA1 register ${ }^{(4)}$ | $\mathrm{Vcc}=5.0 \mathrm{~V}$, Topr $=25^{\circ} \mathrm{C}$ | - | 36.864 | - | MHz |
|  |  | $\begin{aligned} & \text { Vcc }=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & -20^{\circ} \mathrm{C} \leq \text { Topr } \leq 85^{\circ} \mathrm{C} \end{aligned}$ | -3\% | - | 3\% | \% |
| - | Value in FRA1 register after reset |  | 08h | - | F7h | - |
| - | Oscillation frequency adjustment unit of highspeed on-chip oscillator | Adjust FRA1 register (value after reset) to -1 | - | +0.3 | - | MHz |
| - | Oscillation stability time | $\mathrm{Vcc}=5.0 \mathrm{~V}$, Topr $=25^{\circ} \mathrm{C}$ | - | 10 | 100 | $\mu \mathrm{S}$ |
| - | Self power consumption at oscillation | $\mathrm{Vcc}=5.0 \mathrm{~V}$, Topr $=25^{\circ} \mathrm{C}$ | - | 550 | - | $\mu \mathrm{A}$ |

NOTES:

1. $V c c=2.2$ to 5.5 V , $\operatorname{Topr}=-20$ to $85^{\circ} \mathrm{C}$ ( N version) $/-40$ to $85^{\circ} \mathrm{C}$ ( D version), unless otherwise specified.
2. These standard values show when the FRA1 register value after reset is assumed.
3. These standard values show when the corrected value of the FRA6 register is written to the FRA1 register.
4. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be $0 \%$ when the serial interface is used in UART mode.

Table 5.11 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

| Symbol | Parameter | Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| fOCO-S | Low-speed on-chip oscillator frequency |  | 30 | 125 | 250 | kHz |
| - | Oscillation stability time |  | - | 10 | 100 | $\mu \mathrm{S}$ |
| - | Self power consumption at oscillation | $\mathrm{Vcc}=5.0 \mathrm{~V}, \mathrm{Topr}=25^{\circ} \mathrm{C}$ | - | 15 | - | $\mu \mathrm{A}$ |

NOTE:

1. $\mathrm{Vcc}=2.2$ to 5.5 V , Topr $=-20$ to $85^{\circ} \mathrm{C}\left(\mathrm{N}\right.$ version) $/-40$ to $85^{\circ} \mathrm{C}$ (D version), unless otherwise specified.

Table 5.12 Power Supply Circuit Timing Characteristics

| Symbol | Parameter | Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $\operatorname{td}(\mathrm{P}-\mathrm{R})$ | Time for internal power supply stabilization during power-on(2) |  | 1 | - | 2000 | $\mu \mathrm{S}$ |
| td(R-S) | STOP exit time ${ }^{(3)}$ |  | - | - | 150 | $\mu \mathrm{S}$ |

NOTES:

1. The measurement condition is $\mathrm{Vcc}=2.2$ to 5.5 V and $\mathrm{Topr}=25^{\circ} \mathrm{C}$.
2. Waiting time until the internal power supply generation circuit stabilizes during power-on.
3. Time until system clock supply starts after the interrupt is acknowledged to exit stop mode.

Table 5.13 Electrical Characteristics (1) [Vcc = 5 V$]$

| Symbol | Parameter |  | Condition |  |  | ndard |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Voh | Output "H" voltage | Except P2_0 to P2_7, XOUT |  |  | $\mathrm{IOH}=-5 \mathrm{~mA}$ |  | Vcc-2.0 | - | Vcc | V |
|  |  |  | $\mathrm{IOH}=-200 \mu \mathrm{~A}$ |  | Vcc-0.5 | - | Vcc | V |
|  |  | P2_0 to P2_7 | Drive capacity HIGH | $\mathrm{IOH}=-20 \mathrm{~mA}$ | Vcc-2.0 | - | Vcc | V |
|  |  |  | Drive capacity LOW | $\mathrm{IOH}=-5 \mathrm{~mA}$ | Vcc-2.0 | - | Vcc | V |
|  |  | XOUT | Drive capacity HIGH | $\mathrm{IOH}=-1 \mathrm{~mA}$ | Vcc-2.0 | - | Vcc | V |
|  |  |  | Drive capacity LOW | $\mathrm{IOH}=-500 \mu \mathrm{~A}$ | Vcc-2.0 | - | Vcc | V |
| Vol | Output "L" voltage | Except P2_0 to P2_7, XOUT | $\mathrm{IOL}=5 \mathrm{~mA}$ |  | - | - | 2.0 | V |
|  |  |  | IoL $=200 \mu \mathrm{~A}$ |  | - | - | 0.45 | V |
|  |  | P2_0 to P2_7 | Drive capacity HIGH | $\mathrm{IOL}=20 \mathrm{~mA}$ | - | - | 2.0 | V |
|  |  |  | Drive capacity LOW | $\mathrm{IOL}=5 \mathrm{~mA}$ | - | - | 2.0 | V |
|  |  | XOUT | Drive capacity HIGH | $\mathrm{IOL}=1 \mathrm{~mA}$ | - | - | 2.0 | V |
|  |  |  | Drive capacity LOW | $\mathrm{lOL}=500 \mu \mathrm{~A}$ | - | - | 2.0 | V |
|  | Hysteresis | $\overline{\mathrm{INTO}}, \overline{\mathrm{INT} 1}, \overline{\mathrm{INT3}}$, $\overline{\mathrm{KIO}}, \overline{\mathrm{KI} 1}, \overline{\mathrm{KI} 2}, \overline{\mathrm{KI} 3}$, TRAIO, RXD0, RXD2, CLK0, CLK2 |  |  | 0.1 | 0.5 | - | V |
|  |  | RESET |  |  | 0.1 | 1.0 | - | V |
| IIH | Input "H" current |  | $\mathrm{VI}=5 \mathrm{~V}, \mathrm{Vcc}=5 \mathrm{~V}$ |  | - | - | 5.0 | $\mu \mathrm{A}$ |
| IIL | Input "L" current |  | $\mathrm{VI}=0 \mathrm{~V}, \mathrm{Vcc}=5 \mathrm{~V}$ |  | - | - | -5.0 | $\mu \mathrm{A}$ |
| Rpullup | Pull-up resistance |  | $\mathrm{VI}=0 \mathrm{~V}, \mathrm{Vcc}=5 \mathrm{~V}$ |  | 30 | 50 | 167 | k $\Omega$ |
| Rfxin | Feedback resistance | XIN |  |  | - | 1.0 | - | $\mathrm{M} \Omega$ |
| Vram | RAM hold voltage |  | During stop mode |  | 1.8 | - | - | V |

NOTE:

1. $\mathrm{Vcc}=4.2$ to 5.5 V at $\mathrm{Topr}=-20$ to $85^{\circ} \mathrm{C}\left(\mathrm{N}\right.$ version) $/-40$ to $85^{\circ} \mathrm{C}(\mathrm{D}$ version), $\mathrm{f}(\mathrm{XIN})=20 \mathrm{MHz}$, unless otherwise specified.

Table 5.14 Electrical Characteristics (2) [Vcc = 5 V]
(Topr $=-20$ to $85^{\circ} \mathrm{C}$ ( N version) / -40 to $85^{\circ} \mathrm{C}$ (D version), unless otherwise specified.)

| Symbol | Parameter | Condition |  | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| IcC | Power supply current (Vcc $=3.3$ to 5.5 V ) Single-chip mode, output pins are open, other pins are Vss | High-speed clock mode | XIN $=20 \mathrm{MHz}$ (square wave) <br> High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ No division | - | 10 | 17 | mA |
|  |  |  | XIN $=16 \mathrm{MHz}$ (square wave) <br> High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ No division | - | 9 | 15 | mA |
|  |  |  | XIN $=10 \mathrm{MHz}$ (square wave) <br> High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ No division | - | 6 | - | mA |
|  |  |  | XIN $=20 \mathrm{MHz}$ (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8 | - | 5 | - | mA |
|  |  |  | XIN $=16 \mathrm{MHz}$ (square wave) <br> High-speed on-chip oscillator off <br> Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ <br> Divide-by-8 | - | 4 | - | mA |
|  |  |  | XIN $=10 \mathrm{MHz}$ (square wave) <br> High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8 | - | 2.5 | - | mA |
|  |  | High-speed on-chip oscillator mode | XIN clock off <br> High-speed on-chip oscillator on $\mathrm{fOCO}=20 \mathrm{MHz}$ Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ No division | - | 10 | 15 | mA |
|  |  |  | XIN clock off <br> High-speed on-chip oscillator on $\mathrm{fOCO}=20 \mathrm{MHz}$ Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8 | - | 4 | - | mA |
|  |  |  | XIN clock off <br> High-speed on-chip oscillator on $\mathrm{fOCO}=10 \mathrm{MHz}$ Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ No division | - | 5.5 | 10 | mA |
|  |  |  | XIN clock off <br> High-speed on-chip oscillator on $\mathrm{fOCO}=10 \mathrm{MHz}$ Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8 | - | 2.5 | - | mA |
|  |  | Low-speed on-chip oscillator mode | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8, FMR47 = 1 | - | 130 | 300 | $\mu \mathrm{A}$ |

Table 5.15 Electrical Characteristics (3) [Vcc = 5 V$]$
(Topr $=-20$ to $85^{\circ} \mathrm{C}$ ( N version) / -40 to $85^{\circ} \mathrm{C}$ (D version), unless otherwise specified.)

| Symbol | Parameter | Condition |  | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| Icc | Power supply current ( $\mathrm{Vcc}=3.3$ to 5.5 V ) Single-chip mode, output pins are open, other pins are Vss | Wait mode | XIN clock off <br> High-speed on-chip oscillator off <br> Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ <br> While a WAIT instruction is executed <br> Peripheral clock operation <br> VCA27 $=$ VCA26 $=$ VCA25 $=0$ <br> VCA20 = 1 | - | 25 | 75 | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off <br> High-speed on-chip oscillator off <br> Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ <br> While a WAIT instruction is executed <br> Peripheral clock off $\begin{aligned} & \text { VCA27 }=\text { VCA26 }=\text { VCA25 }=0 \\ & \text { VCA } 20=1 \end{aligned}$ | - | 23 | 60 | $\mu \mathrm{A}$ |
|  |  | Stop mode | XIN clock off, Topr $=25^{\circ} \mathrm{C}$ <br> High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 <br> Peripheral clock off $\text { VCA27 }=\text { VCA26 }=\text { VCA25 }=0$ | - | 0.8 | 3.0 | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off, Topr $=85^{\circ} \mathrm{C}$ <br> High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 <br> Peripheral clock off VCA27 $=$ VCA26 $=$ VCA25 $=0$ | - | 1.2 | - | $\mu \mathrm{A}$ |

## Timing Requirements

(Unless Otherwise Specified: Vcc $=5 \mathrm{~V}$, Vss $=0 \mathrm{~V}$ at Topr $=25^{\circ} \mathrm{C}$ ) [Vcc $=5 \mathrm{~V}$ ]
Table 5.16 XIN Input

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(XIN) | XIN input cycle time | 50 | - | ns |
| tWH(XIN) | XIN input "H" width | 25 | - | ns |
| tWL(XIN) | XIN input "L" width | 25 | - | ns |



Figure 5.4 XIN Input Timing Diagram when Vcc = 5 V

Table 5.17 TRAIO Input

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(TRAIO) | TRAIO input cycle time | 100 | - |  |
| twh(TRAIO) | TRAIO input "H" width | 40 | - | ns |
| twL(TRAIO) | TRAIO input "L" width | 40 | - | ns |



Figure 5.5 TRAIO Input Timing Diagram when Vcc = 5 V

Table 5.18 Serial Interface

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(CK) | CLKi input cycle time | 200 | - | ns |
| tw(CKH) | CLKi input "H" width | 100 | - | ns |
| tw(CKL) | CLKi input "L" width | 100 | - | ns |
| td(C-Q) | TXDi output delay time | - | 50 | ns |
| th(C-Q) | TXDi hold time | 0 | - | ns |
| tsu(D-C) | RXDi input setup time | 50 | - | ns |
| th(C-D) | RXDi input hold time | 90 | - | ns |

$i=0,2$


Figure 5.6 Serial Interface Timing Diagram when Vcc = 5 V

Table $5.19 \quad$ External Interrupt $\overline{\mathrm{INTi}}(\mathbf{i}=\mathbf{0}, \mathbf{1}, \mathbf{3})$ Input

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| $\mathrm{tw}(\mathrm{INH})$ | $\overline{\mathrm{INTi}}$ input "H" width | $250(1)$ | - | ns |
| tw(INL) | $\overline{\mathrm{NTTi}}$ input "L" width | $250(2)$ | - | ns |

NOTES:

1. When selecting the digital filter by the $\overline{\mathrm{INTi}}$ input filter select bit, use an $\overline{\mathrm{INTi}}$ input HIGH width of either (1/digital filter clock frequency $\times 3$ ) or the minimum value of standard, whichever is greater.
2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency $\times 3$ ) or the minimum value of standard, whichever is greater.


Figure 5.7 External Interrupt $\overline{\mathrm{INTi}}$ Input Timing Diagram when Vcc $=5 \mathrm{~V}$

Table 5.20 Electrical Characteristics (1) [Vcc = 3 V]

| Symbol | Parameter |  | Condition |  | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| VOH | Output "H" voltage | Except P2_0 to P2_7, XOUT |  |  | $\mathrm{IOH}=-1 \mathrm{~mA}$ |  | Vcc-0.5 | - | Vcc | V |
|  |  | P2_0 to P2_7 | Drive capacity HIGH | $\mathrm{IOH}=-5 \mathrm{~mA}$ | Vcc-0.5 | - | Vcc | V |
|  |  |  | Drive capacity LOW | $\mathrm{IOH}=-1 \mathrm{~mA}$ | Vcc-0.5 | - | Vcc | V |
|  |  | XOUT | Drive capacity HIGH | $\mathrm{IOH}=-0.1 \mathrm{~mA}$ | Vcc - 0.5 | - | Vcc | V |
|  |  |  | Drive capacity LOW | $\mathrm{IOH}=-50 \mu \mathrm{~A}$ | Vcc - 0.5 | - | Vcc | V |
| VoL | Output "L" voltage | Except P2_0 to P2_7, XOUT | $\mathrm{IOL}=1 \mathrm{~mA}$ |  | - | - | 0.5 | V |
|  |  | P2_0 to P2_7 | Drive capacity HIGH | $\mathrm{IOL}=5 \mathrm{~mA}$ | - | - | 0.5 | V |
|  |  |  | Drive capacity LOW | $\mathrm{IOL}=1 \mathrm{~mA}$ | - | - | 0.5 | V |
|  |  | XOUT | Drive capacity HIGH | $\mathrm{IOL}=0.1 \mathrm{~mA}$ | - | - | 0.5 | V |
|  |  |  | Drive capacity LOW | $\mathrm{IOL}=50 \mu \mathrm{~A}$ | - | - | 0.5 | V |
| $\mathrm{V}^{+}+\mathrm{V}^{\text {- }}$ | Hysteresis | $\begin{aligned} & \overline{\mathrm{INTO}}, \overline{\mathrm{INT} 1}, \overline{\mathrm{NNT3}}, \\ & \overline{\mathrm{KIO}}, \overline{\mathrm{KI1} 1}, \overline{\mathrm{KI2}}, \overline{\mathrm{KI3}}, \\ & \text { TRAIO, RXD0, RXD2, } \\ & \text { CLK0, CLK2 } \end{aligned}$ |  |  | 0.1 | 0.3 | - | V |
|  |  | 'RESET |  |  | 0.1 | 0.4 | - | V |
| IIH | Input "H" current |  | $\mathrm{VI}=3 \mathrm{~V}, \mathrm{Vcc}=3 \mathrm{~V}$ |  | - | - | 4.0 | $\mu \mathrm{A}$ |
| IIL | Input "L" current |  | $\mathrm{VI}=0 \mathrm{~V}, \mathrm{Vcc}=3 \mathrm{~V}$ |  | - | - | -4.0 | $\mu \mathrm{A}$ |
| Rpullup | Pull-up resistance |  | $\mathrm{VI}=0 \mathrm{~V}, \mathrm{Vcc}=3 \mathrm{~V}$ |  | 66 | 160 | 500 | $\mathrm{k} \Omega$ |
| Rfxin | Feedback resistance | XIN |  |  | - | 3.0 | - | $\mathrm{M} \Omega$ |
| Vram | RAM hold voltage |  | During stop mode |  | 1.8 | - | - | V |

NOTE:

1. $\mathrm{Vcc}=2.7$ to 3.3 V at $\operatorname{Topr}=-20$ to $85^{\circ} \mathrm{C}\left(\mathrm{N}\right.$ version) $/-40$ to $85^{\circ} \mathrm{C}(\mathrm{D}$ version), $\mathrm{f}(\mathrm{XIN})=10 \mathrm{MHz}$, unless otherwise specified.

Table 5.21 Electrical Characteristics (2) [Vcc = 3 V]
(Topr $=-20$ to $85^{\circ} \mathrm{C}$ ( N version) / -40 to $85^{\circ} \mathrm{C}$ (D version), unless otherwise specified.)

| Symbol | Parameter | Condition |  | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| ICC | Power supply current ( $\mathrm{Vcc}=2.7$ to 3.3 V ) Single-chip mode, output pins are open, other pins are Vss | High-speed clock mode | $\begin{aligned} & \text { XIN = } 10 \mathrm{MHz} \text { (square wave) } \\ & \text { High-speed on-chip oscillator off } \\ & \text { Low-speed on-chip oscillator on }=125 \mathrm{kHz} \\ & \text { No division } \end{aligned}$ | - | 6 | - | mA |
|  |  |  | $\mathrm{XIN}=10 \mathrm{MHz}$ (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8 | - | 2 | - | mA |
|  |  | High-speed on-chip oscillator mode | XIN clock off High-speed on-chip oscillator on fOCO $=10 \mathrm{MHz}$ Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ No division | - | 5 | 9 | mA |
|  |  |  | XIN clock off <br> High-speed on-chip oscillator on $\mathrm{fOCO}=10 \mathrm{MHz}$ Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8 | - | 2 | - | mA |
|  |  | Low-speed on-chip oscillator mode | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8, FMR47 = 1 | - | 130 | 300 | $\mu \mathrm{A}$ |
|  |  | Wait mode | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ While a WAIT instruction is executed Peripheral clock operation <br> VCA27 $=$ VCA26 $=$ VCA25 $=0$ <br> VCA20 = 1 | - | 25 | 70 | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ While a WAIT instruction is executed Peripheral clock off VCA27 $=$ VCA26 $=$ VCA25 $=0$ VCA20 = 1 | - | 23 | 55 | $\mu \mathrm{A}$ |
|  |  | Stop mode | XIN clock off, Topr $=25^{\circ} \mathrm{C}$ <br> High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 <br> Peripheral clock off VCA27 = VCA26 $=$ VCA25 $=0$ | - | 0.7 | 3.0 | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off, Topr $=85^{\circ} \mathrm{C}$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 <br> Peripheral clock off VCA27 $=$ VCA26 $=$ VCA25 $=0$ | - | 1.1 | - | $\mu \mathrm{A}$ |

## Timing requirements

(Unless Otherwise Specified: Vcc $=3 \mathrm{~V}$, $\mathrm{Vss}=0 \mathrm{~V}$ at $\mathrm{Topr}=25^{\circ} \mathrm{C}$ ) [Vcc = 3 V ]
Table 5.22 XIN Input

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(XIN) | XIN input cycle time | 100 | - | ns |
| tWH(XIN) | XIN input "H" width | 40 | - | ns |
| tWL(XIN) | XIN input "L" width | 40 | - | ns |



Figure 5.8 XIN Input Timing Diagram when Vcc = 3 V

Table 5.23 TRAIO Input

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | :--- | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(TRAIO) | TRAIO input cycle time | 300 | - |  |
| twh(TRAIO) | TRAIO input "H" width | 120 | - | ns |
| twL(TRAIO) | TRAIO input "L" width | 120 | - | ns |



Figure 5.9 TRAIO Input Timing Diagram when Vcc = 3 V

Table 5.24 Serial Interface

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(CK) | CLKi input cycle time | 300 | - | ns |
| tw(CKH) | CLKi input "H" width | 150 | - | ns |
| tw(CKL) | CLKi Input "L" width | 150 | - | ns |
| td(C-Q) | TXDi output delay time | - | 80 | ns |
| th(C-Q) | TXDi hold time | 0 | - | ns |
| tsu(D-C) | RXDi input setup time | 70 | - | ns |
| th(C-D) | RXDi input hold time | 90 | - | ns |

$\mathrm{i}=0,2$


Figure 5.10 Serial Interface Timing Diagram when Vcc $=3 \mathrm{~V}$

Table 5.25 External Interrupt $\overline{\operatorname{NTi}}(\mathbf{i}=\mathbf{0}, \mathbf{1}, \mathbf{3})$ Input

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tw(INH) | INTi input "H" width | 380(1) | - | ns |
| tW(INL) | $\overline{\text { INTi input " } ~ \text { " width }}$ | 380(2) | - | ns |

NOTES:

1. When selecting the digital filter by the $\overline{\mathrm{INTi}}$ input filter select bit, use an $\overline{\mathrm{INTi}}$ input HIGH width of either (1/digital filter clock frequency $\times 3$ ) or the minimum value of standard, whichever is greater.
2. When selecting the digital filter by the $\overline{\text { INTi input filter select bit, use an } \overline{\text { INTi }} \text { input LOW width of either (1/digital filter clock }}$ frequency $\times 3$ ) or the minimum value of standard, whichever is greater.


Figure 5.11 External Interrupt $\overline{\mathrm{INTi}}$ Input Timing Diagram when Vcc = 3 V

Table 5.26 Electrical Characteristics (1) [Vcc = 2.2 V]

| Symbol | Parameter |  | Condition |  | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| VOH | Output "H" voltage | $\begin{aligned} & \text { Except P2_0 to P2_7, } \\ & \text { XOUT } \end{aligned}$ |  |  | $\mathrm{IOH}=-1 \mathrm{~mA}$ |  | Vcc - 0.5 | - | Vcc | V |
|  |  | P2_0 to P2_7 | Drive capacity HIGH | $\mathrm{IOH}=-2 \mathrm{~mA}$ | Vcc - 0.5 | - | Vcc | V |
|  |  |  | Drive capacity LOW | $\mathrm{IOH}=-1 \mathrm{~mA}$ | Vcc - 0.5 | - | Vcc | V |
|  |  | XOUT | Drive capacity HIGH | $\mathrm{IOH}=-0.1 \mathrm{~mA}$ | Vcc - 0.5 | - | Vcc | V |
|  |  |  | Drive capacity LOW | $\mathrm{IOH}=-50 \mu \mathrm{~A}$ | Vcc-0.5 | - | Vcc | V |
| VoL | Output "L" voltage | Except P2_0 to P2_7, XOUT | $\mathrm{IOL}=1 \mathrm{~mA}$ |  | - | - | 0.5 | V |
|  |  | P2_0 to P2_7 | Drive capacity HIGH | $\mathrm{IOL}=2 \mathrm{~mA}$ | - | - | 0.5 | V |
|  |  |  | Drive capacity LOW | $\mathrm{IOL}=1 \mathrm{~mA}$ | - | - | 0.5 | V |
|  |  | XOUT | Drive capacity HIGH | $\mathrm{IOL}=0.1 \mathrm{~mA}$ | - | - | 0.5 | V |
|  |  |  | Drive capacity LOW | $\mathrm{IOL}=50 \mu \mathrm{~A}$ | - | - | 0.5 | V |
| $\mathrm{V}_{\mathrm{T}+-\mathrm{V}} \mathrm{V}_{-}$ | Hysteresis | $\begin{aligned} & \overline{\mathrm{INTO}}, \overline{\mathrm{INT} 1}, \overline{\mathrm{NNT3}}, \\ & \overline{\mathrm{KIO}}, \overline{\mathrm{KI1} 1}, \mathrm{KI2}, \mathrm{KI3}, \\ & \mathrm{TRAIO}, \mathrm{RXD0}, \mathrm{RXD2}, \\ & \text { CLK0, CLK2 } \end{aligned}$ |  |  | 0.05 | 0.3 | - | V |
|  |  | RESET |  |  | 0.05 | 0.15 | - | V |
| IIH | Input "H" current |  | $\mathrm{VI}=2.2 \mathrm{~V}$ |  | - | - | 4.0 | $\mu \mathrm{A}$ |
| IIL | Input "L" current |  | $\mathrm{VI}=0 \mathrm{~V}$ |  | - | - | -4.0 | $\mu \mathrm{A}$ |
| Rpullup | Pull-up resistance |  | $\mathrm{VI}=0 \mathrm{~V}$ |  | 100 | 200 | 600 | $\mathrm{k} \Omega$ |
| Rfxin | Feedback resistance | XIN |  |  | - | 5 | - | $\mathrm{M} \Omega$ |
| Vram | RAM hold voltage |  | During stop mode |  | 1.8 | - | - | V |

NOTE:

1. $\mathrm{Vcc}=2.2 \mathrm{~V}$ at $\mathrm{Topr}=-20$ to $85^{\circ} \mathrm{C}$ ( N version) $/-40$ to $85^{\circ} \mathrm{C}$ (D version), $\mathrm{f}(\mathrm{XIN})=5 \mathrm{MHz}$, unless otherwise specified.

Table 5.27 Electrical Characteristics (2) [Vcc = 2.2 V]
(Topr $=-20$ to $85^{\circ} \mathrm{C}$ ( N version) / -40 to $85^{\circ} \mathrm{C}$ ( D version), unless otherwise specified.)

| Symbol | Parameter | Condition |  | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| ICC | Power supply current ( $\mathrm{Vcc}=2.2$ to 2.7 V ) Single-chip mode, output pins are open, other pins are Vss | High-speed clock mode | $\begin{aligned} & \text { XIN }=5 \mathrm{MHz} \text { (square wave) } \\ & \text { High-speed on-chip oscillator off } \\ & \text { Low-speed on-chip oscillator on }=125 \mathrm{kHz} \\ & \text { No division } \end{aligned}$ | - | 3.5 | - | mA |
|  |  |  | $\begin{array}{\|l} \hline \text { XIN }=5 \mathrm{MHz} \text { (square wave) } \\ \text { High-speed on-chip oscillator off } \\ \text { Low-speed on-chip oscillator on }=125 \mathrm{kHz} \\ \text { Divide-by-8 } \end{array}$ | - | 1.5 | - | mA |
|  |  | High-speed on-chip oscillator mode | XIN clock off High-speed on-chip oscillator on $\mathrm{fOCO}=5 \mathrm{MHz}$ Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ No division | - | 3.5 | - | mA |
|  |  |  | XIN clock off High-speed on-chip oscillator on fOCO $=5 \mathrm{MHz}$ Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8 | - | 1.5 | - | mA |
|  |  | Low-speed on-chip oscillator mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8, FMR47 = 1 | - | 100 | 230 | $\mu \mathrm{A}$ |
|  |  | Wait mode | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ While a WAIT instruction is executed Peripheral clock operation <br> VCA27 $=$ VCA26 $=$ VCA25 $=0$ VCA20 = 1 | - | 22 | 60 | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ While a WAIT instruction is executed Peripheral clock off VCA27 $=$ VCA26 $=$ VCA25 $=0$ VCA20 = 1 | - | 20 | 55 | $\mu \mathrm{A}$ |
|  |  | Stop mode | XIN clock off, Topr $=25^{\circ} \mathrm{C}$ <br> High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 <br> Peripheral clock off <br> VCA27 = VCA26 $=$ VCA25 $=0$ | - | 0.7 | 3.0 | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off, Topr $=85^{\circ} \mathrm{C}$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 <br> Peripheral clock off VCA27 $=$ VCA26 $=$ VCA25 $=0$ | - | 1.1 | - | $\mu \mathrm{A}$ |

## Timing requirements

(Unless Otherwise Specified: $\mathrm{Vcc}=2.2 \mathrm{~V}$, $\mathrm{Vss}=0 \mathrm{~V}$ at $\mathrm{Topr}=25^{\circ} \mathrm{C}$ ) [Vcc $=2.2 \mathrm{~V}$ ]
Table 5.28 XIN Input

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(XIN) | XIN input cycle time | 200 | - | ns |
| tWH(XIN) | XIN input "H" width | 90 | - | ns |
| tWL(XIN) | XIN input "L" width | 90 | - | ns |



Figure 5.12 XIN Input Timing Diagram when Vcc = 2.2 V

## Table 5.29 TRAIO Input

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | :--- | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(TRAIO) | TRAIO input cycle time | 500 | - |  |
| twh(TRAIO) | TRAIO input "H" width | 200 | - | ns |
| twL(TRAIO) | TRAIO input "L" width | 200 | - | ns |



Figure 5.13 TRAIO Input Timing Diagram when Vcc $=2.2 \mathrm{~V}$

Table 5.30 Serial Interface

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(CK) | CLKi input cycle time | 800 | - | ns |
| tw(CKH) | CLKi input "H" width | 400 | - | ns |
| tw(CKL) | CLKi input "L" width | 400 | - | ns |
| td(C-Q) | TXDi output delay time | - | 200 | ns |
| th(C-Q) | TXDi hold time | 0 | - | ns |
| tsu(D-C) | RXDi input setup time | 150 | - | ns |
| th(C-D) | RXDi input hold time | 90 | - | ns |

$\mathrm{i}=0,2$


Figure 5.14 Serial Interface Timing Diagram when Vcc = 2.2 V

Table 5.31 External Interrupt $\overline{\mathrm{INTi}}(\mathbf{i}=\mathbf{0}, \mathbf{1}, \mathbf{3})$ Input

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tW(INH) | INTi input "H" width | 1000(1) | - | ns |
| tw(INL) | $\overline{\mathrm{INTi}}$ input " L " width | 1000(2) | - | ns |

NOTES:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency $\times 3$ ) or the minimum value of standard, whichever is greater.
2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency $\times 3$ ) or the minimum value of standard, whichever is greater.


Figure $5.15 \quad$ External Interrupt $\overline{\mathrm{INTi}}$ Input Timing Diagram when VcC $=\mathbf{2 . 2}$ V

## Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Technology website.


## REVISION HISTORY <br> R8C/2K Group, R8C/2L Group Datasheet

| Rev. | Date | Description |  |
| :---: | :---: | :---: | :---: |
|  |  | Page | Summary |
| 0.10 | Jul 20, 2007 | - | First Edition issued |
| 1.00 | Nov 07, 2007 | All pages 3, 5 <br> 6, 7 <br> 20 <br> 24 <br> 32, 33 <br> 37, 41 | "Preliminary" deleted <br> Table 1.2, Table 1.4; <br> Current consumption: "TBD" $\rightarrow$ "Typ. 10 mA" "Typ. 6 mA" "Typ. $2.0 \mu \mathrm{~A}$ " <br> "Typ. $0.7 \mu \mathrm{~A}$ " revised <br> Table 1.5, Table 1.6 revised <br> Figure 1.1, Figure 1.2; ROM number "XXX" added, NOTE1 added <br> Table 4.4 "005Fh" "006Fh" "007Fh" "008Fh" added <br> Table 5.2 NOTE2 revised <br> Table 5.14, Table 5.15 revised <br> Table 5.21, Table 5.27 revised |
| 1.10 | Dec 21, 2007 | $\begin{gathered} 3,5 \\ 6,7 \\ 15,16 \\ 17 \\ 20 \\ 22 \\ 24 \\ 31 \end{gathered}$ | Table 1.2, Table 1.4; revised, NOTE2 added <br> Figure 1.1, Figure 1.2; "Y: Operating ambient $\qquad$ .", NOTE1 added <br> Figure 3.1, Figure 3.2; "Expanded area" deleted <br> Table 4.1 "002Ch" added, "003Bh" "003Ch" "003Dh" deleted <br> Table 4.4 "00D4h" "00D6h" revised <br> Table 4.6 "0143h" revised <br> 5. "The electrical characteristics ...." added <br> Table 5.10 Symbol "fOCO40M": Parameter added, NOTE4 added |
|  |  |  |  |

All trademarks and registered trademarks are the property of their respective owners.

RenesasTechnology Corp. Sales strategic Planning Div. Nippon Bldg., 2-6-2, Onte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Notes:

1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property warranties or representations with respect to the accuracy or completeness of the information contained
rights or any other rights of Renesas or any third party with respect to the information in this document.
Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
2. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com )
Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
3. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products
4. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
5. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below:
(1) artificial life support devices or systems
2) surgical implantations
(3) healthcare intervention (e.g., excision, administration of medication, etc.)
(4) any other purposes that pose a direct threat to human life
 damages arising out of such applications.
9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage malfunction prevention appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment
12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.

Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.
Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

## Renesas Technology Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900
Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No. 1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

## Renesas Technology Hong Kong Ltd

7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2377-3473

## Renesas Technology Taiwan Co., Ltd

10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

## Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, \#06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001

## Renesas Technology Korea Co., Ltd.

Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145
Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

