

Flash Microcontroller Programming Specification

1.0 DEVICE OVERVIEW

This document includes the programming specifications for the following devices:

PIC18F6527
 PIC18F6622
 PIC18F6627
 PIC18F6627
 PIC18F8627
 PIC18F8722
 PIC18F8722

2.0 PROGRAMMING OVERVIEW

The PIC18F8722 family of devices can be programmed using either the high-voltage In-Circuit Serial Programming™ (ICSP™) method or the low-voltage ICSP method. Both methods can be done with the device in the users' system. The low-voltage ICSP method is slightly different than the high-voltage method and these differences are noted where applicable. This programming specification applies to the PIC18F8722 family of devices in all package types.

2.1 Hardware Requirements

In High-Voltage ICSP mode, the PIC18F8722 family requires two programmable power supplies; one for VDD and one for MCLR/VPP/RG5. Both supplies should have a minimum resolution of 0.25V. Refer to Section 6.0 "AC/DC Characteristics Timing Requirements for Program/Verify Test Mode" for additional hardware parameters.

2.1.1 LOW-VOLTAGE ICSP™ PROGRAMMING

In Low-Voltage ICSP mode, the PIC18F8722 family can be programmed using a VDD source in the operating range. The MCLR/VPP/RG5 does not have to be brought to a different voltage, but can instead be left at the normal operating voltage. Refer to Section 6.0 "AC/DC Characteristics Timing Requirements for Program/Verify Test Mode" for additional hardware parameters.

2.2 Pin Diagrams

The pin diagrams for the PIC18F8722 family are shown in Figure 2-1 and Figure 2-2.


TABLE 2-1: PIN DESCRIPTIONS (DURING PROGRAMMING): PIC18F8722 FAMILY


| Pin Name | During Programming | | | |
|--------------------|--------------------|----------|------------------------------------------------------------------|--|
| Pin Name | Pin Name | Pin Type | Pin Description | |
| MCLR/VPP/RG5 | VPP | Р | Programming Enable | |
| VDD(1) | VDD | Р | Power Supply | |
| VSS ⁽¹⁾ | Vss | Р | Ground | |
| AVDD | AVdd | Р | Analog Power Supply | |
| AVss | AVss | Р | Analog Ground | |
| RB5 | PGM | 1 | Low-Voltage ICSP™ Input when LVP Configuration bit equals '1'(2) | |
| RB6 | PGC | I | Serial Clock | |
| RB7 | PGD | I/O | Serial Data | |

Legend: I = Input, O = Output, P = Power

Note 1: All power supply (VDD) and ground (Vss) pins must be connected.

2: See Table 5-1 for more information.





2.3 Memory Maps


For PIC18F6622/8622 devices, the code memory space extends from 000000h to 00FFFFh (64 Kbytes) in four 16-Kbyte blocks. For PIC18F6527/8527 devices, the code memory space extends from 000000h to 00BFFFh (48 Kbytes) in three 16-Kbyte blocks. Addresses 0000h through 07FFh, however, define a "Boot Block" region that is treated separately from Block 0. All of these blocks define code protection boundaries within the code memory space.

The size of the Boot Block in PIC18F6527/6622/8527/8622 devices can be configured as 1, 2 or 4K words (see Table 5-1). This is done through the BBSIZ<1:0> bits in the configuration register, CONFIG4L. It is important to note that increasing the size of the Boot Block decreases the size of Block 0.

TABLE 2-2: IMPLEMENTATION OF CODE MEMORY

| Device | Code Memory Size (Bytes) | |
|------------|--------------------------|--|
| PIC18F6527 | 000000h 00PEEEh (49K) | |
| PIC18F8527 | 000000h-00BFFFh (48K) | |
| PIC18F6622 | 000000h 00EEEh (64K) | |
| PIC18F8622 | 000000h-00FFFFh (64K) | |

FIGURE 2-3: MEMORY MAP AND THE CODE MEMORY SPACE FOR PIC18F6527/6622/8527/8622 DEVICES




For PIC18F6722/8722 devices, the code memory space extends from 000000h to 01FFFFh (128 Kbytes) in eight 16-Kbyte blocks. For PIC18F6627/8627 devices, the code memory space extends from 000000h to 017FFFh (96 Kbytes) in six 16-Kbyte blocks. Addresses 0000h through 07FFh, however, define a "Boot Block" region that is treated separately from Block 0. All of these blocks define code protection boundaries within the code memory space.

The size of the Boot Block in PIC18F6627/6722/8627/8722 devices can be configured as 1, 2 or 4K words (see Table 5-1). This is done through the BBSIZ<1:0> bits in the configuration register, CONFIG4L. It is important to note that increasing the size of the Boot Block decreases the size of Block 0.

TABLE 2-3: IMPLEMENTATION OF CODE MEMORY

| Device | Code Memory Size (Bytes) |
|------------|--------------------------|
| PIC18F6627 | 000000h 017EEEh (06K) |
| PIC18F8627 | 000000h-017FFFh (96K) |
| PIC18F6722 | 000000h-01FFFFh (128K) |
| PIC18F8722 | 00000011-01FFFF11(120K) |

FIGURE 2-4: MEMORY MAP AND THE CODE MEMORY SPACE FOR PIC18F6627/6722/8627/8722 DEVICES



In addition to the code memory space, there are three blocks in the configuration and ID space that are accessible to the user through table reads and table writes. Their locations in the memory map are shown in Figure 2-5.

Users may store identification information (ID) in eight ID registers. These ID registers are mapped in addresses 200000h through 200007h. The ID locations read out normally, even after code protection is applied.

Locations 300000h through 30000Dh are reserved for the configuration bits. These bits select various device options and are described in **Section 5.0** "**Configuration Word**". These configuration bits read out normally, even after code protection.

Locations 3FFFFEh and 3FFFFFh are reserved for the device ID bits. These bits may be used by the programmer to identify what device type is being programmed and are described in **Section 5.0** "Configuration Word". These device ID bits read out normally, even after code protection.

2.3.1 MEMORY ADDRESS POINTER

Memory in the address space, 0000000h to 3FFFFFh, is addressed via the Table Pointer register, which is comprised of three Pointer registers:

- · TBLPTRU, at RAM address 0FF8h
- · TBLPTRH, at RAM address 0FF7h
- · TBLPTRL, at RAM address 0FF6h

| TBLPTRU | TBLPTRH | TBLPTRL |
|-------------|------------|-----------|
| Addr[21:16] | Addr[15:8] | Addr[7:0] |

The 4-bit command, '0000' (Core Instruction), is used to load the Table Pointer prior to using many read or write operations.





FIGURE 2-5: CONFIGURATION AND ID LOCATIONS FOR PIC18F8722 FAMILY DEVICES

2.4 High-Level Overview of the Programming Process

Figure 2-6 shows the high-level overview of the programming process. First, a Bulk Erase is performed. Next, the code memory, ID locations and data EEPROM are programmed. These memories are then verified to ensure that programming was successful. If no errors are detected, the configuration bits are then programmed and verified.

FIGURE 2-6: HIGH-LEVEL PROGRAMMING FLOW



2.5 Entering and Exiting High-Voltage ICSP Program/Verify Mode

As shown in Figure 2-7, the High-Voltage ICSP Program/Verify mode is entered by holding PGC and PGD low and then raising MCLR/VPP/RG5 to VIHH (high voltage). Once in this mode, the code memory, data EEPROM, ID locations and configuration bits can be accessed and programmed in serial fashion. Figure 2-8 shows the exit sequence.

The sequence that enters the device into the Program/ Verify mode places all unused I/Os in the high-impedance state.

FIGURE 2-7: ENTERING HIGH-VOLTAGE PROGRAM/VERIFY MODE





FIGURE 2-8: EXITING HIGH-VOLTAGE PROGRAM/VERIFY MODE



2.6 Entering and Exiting Low-Voltage ICSP Program/Verify Mode

When the LVP configuration bit is '1' (see Section 5.3 "Single-Supply ICSP Programming"), the Low-Voltage ICSP mode is enabled. As shown in Figure 2-9, Low-Voltage ICSP Program/Verify mode is entered by holding PGC and PGD low, placing a logic high on PGM and then raising MCLR/VPP/RG5 to VIH. In this mode, the RB5/PGM pin is dedicated to the programming function and ceases to be a general purpose I/O pin. Figure 2-10 shows the exit sequence.

The sequence that enters the device into the Program/ Verify mode places all unused I/Os in the high-impedance state.

FIGURE 2-9: ENTERING LOW-VOLTAGE PROGRAM/VERIFY MODE





FIGURE 2-10: EXITING LOW-VOLTAGE PROGRAM/VERIFY MODE



2.7 Serial Program/Verify Operation

The PGC pin is used as a clock input pin and the PGD pin is used for entering command bits and data input/output during serial operation. Commands and data are transmitted on the rising edge of PGC, latched on the falling edge of PGC and are Least Significant bit (LSb) first.

2.7.1 4-BIT COMMANDS

All instructions are 20 bits, consisting of a leading 4-bit command followed by a 16-bit operand, which depends on the type of command being executed. To input a command, PGC is cycled four times. The commands needed for programming and verification are shown in Table 2-4. Commands and data are entered LSb first.

Depending on the 4-bit command, the 16-bit operand represents 16 bits of input data or 8 bits of input data and 8 bits of output data.

Throughout this specification, commands and data are presented as illustrated in Table 2-5. The 4-bit command and data are shown Most Significant bit (MSb) first. The command operand, or "Data Payload", is shown <LSB><MSB>. Figure 2-11 demonstrates how to serially present a 20-bit command/operand to the device.

2.7.2 CORE INSTRUCTION

The core instruction passes a 16-bit instruction to the CPU core for execution. This is needed to set up registers as appropriate for use with other commands.


TABLE 2-4: COMMANDS FOR PROGRAMMING

| PROGRAMIMING | | | | |
|-----------------------------------------------------|------------------|--|--|--|
| Description | 4-Bit Command | | | |
| Core Instruction (Shift in16-bit instruction) | 0000 | | | |
| Shift out TABLAT register | 0010 | | | |
| Table Read | 1000 | | | |
| Table Read, post-increment | 1001 | | | |
| Table Read, post-decrement | 1010 | | | |
| Table Read, pre-increment | 1011 | | | |
| Table Write | 1100 | | | |
| Table Write, post-increment by 2 | 1101 | | | |
| Table Write, start programming, post-increment by 2 | 1110 | | | |
| Table Write, start programming | 1111 | | | |

TABLE 2-5: SAMPLE COMMAND SEQUENCE

| 4-Bit Command | Data Payload | Core Instruction | | |
|------------------|-----------------|----------------------------------|--|--|
| 1101 | 3C 40 | Table Write, post-increment by 2 | | |

FIGURE 2-11: TABLE WRITE, POST-INCREMENT TIMING (1101)



3.0 DEVICE PROGRAMMING

Programming includes the ability to erase or write the various memory regions within the device.

In all cases except high-voltage ICSP Bulk Erase, the EECON1 register must be configured in order to operate on a particular memory region.

When using the EECON1 register to act on code memory, the EEPGD bit must be set (EECON1<7> = 1) and the CFGS bit must be cleared (EECON1<6> = 0).

The WREN bit must be set (EECON1<2> = 1) to enable writes of any sort (e.g., erases) and this must be done prior to initiating a write sequence. The FREE bit must be set (EECON1<4> = 1) in order to erase the program space being pointed to by the Table Pointer. The erase or write sequence is initiated by setting the WR bit (EECON1<1> = 1). It is strongly recommended that the WREN bit only be set immediately prior to a program or erase.

REGISTER 3-1: EECON1 REGISTER

| R/W-x | R/W-x | U-0 | R/W-0 | R/W-x | R/W-0 | R/S-0 | R/S-0 |
|-------|-------|-----|-------|-------|-------|-------|-------|
| EEPGD | CFGS | _ | FREE | WRERR | WREN | WR | RD |
| bit 7 | | | | | | | bit 0 |

bit 7 **EEPGD:** Flash Program or Data EEPROM Memory Select bit

1 = Access Flash program memory

0 = Access data EEPROM memory

bit 6 CFGS: Flash Program/Data EEPROM or Configuration Select bit

1 = Access configuration registers

0 = Access Flash program or data EEPROM memory

bit 5 **Unimplemented:** Read as '0'

bit 4 FREE: Flash Row Erase Enable bit

1 = Erase the program memory row addressed by TBLPTR on the next WR command (cleared by completion of erase operation)

0 = Perform write-only

bit 3 WRERR: Flash Program/Data EEPROM Error Flag bit

1 = A write operation is prematurely terminated (any Reset during self-timed programming in normal operation or an improper write attempt)

0 = The write operation completed

Note: When a WRERR occurs, the EEPGD and CFGS bits are not cleared. This allows tracing of the error condition.

bit 2 WREN: Flash Program/Data EEPROM Write Enable bit

1 = Allows write cycles to Flash program/data EEPROM

0 = Inhibits write cycles to Flash program/data EEPROM

bit 1 WR: Write Control bit

1 = Initiates a data EEPROM erase/write cycle or a program memory erase/write cycle (The operation is self-timed and the bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.)

0 = Write cycle to the EEPROM is complete

bit 0 RD: Read Control bit

1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software. RD bit cannot be set when EEPGD = 1 or CFGS = 1.)

0 = Does not initiate an EEPROM read

Legend:

R = Readable bit W = Writable bit

S = Bit can be set by software, but not cleared U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

3.1 ICSP Erase

3.1.1 HIGH-VOLTAGE ICSP BULK ERASE

Erasing code or data EEPROM is accomplished by configuring two Bulk Erase Control registers located at 3C0004h and 3C0005h. Code memory may be erased portions at a time, or the user may erase the entire device in one action. Bulk Erase operations will also clear any code-protect settings associated with the memory block erased. Erase options are detailed in Table 3-1. If data EEPROM is code-protected (CPD = 0), the user must request an erase of data EEPROM (e.g., 0084h as shown in Table 3-1).

TABLE 3-1: BULK ERASE OPERATIONS

| Description | Data (3C0005h:3C0004h) |
|---------------------------|---------------------------|
| Chip Erase | FF87h |
| Erase Data EEPROM | 0084h |
| Erase Boot Block | 0081h |
| Erase Config Bits | 0082h |
| Erase Code EEPROM Block 0 | 0180h |
| Erase Code EEPROM Block 1 | 0280h |
| Erase Code EEPROM Block 2 | 0480h |
| Erase Code EEPROM Block 3 | 0880h |
| Erase Code EEPROM Block 4 | 1080h |
| Erase Code EEPROM Block 5 | 2080h |
| Erase Code EEPROM Block 6 | 4080h |
| Erase Code EEPROM Block 7 | 8080h |

The actual Bulk Erase function is a self-timed operation. Once the erase has started (falling edge of the 4th PGC after the NOP command), serial execution will cease until the erase completes (parameter P11). During this time, PGC may continue to toggle but PGD must be held low.

The code sequence to erase the entire device is shown in Table 3-2 and the flowchart is shown in Figure 3-1.

Note: A Bulk Erase is the only way to reprogram code-protect bits from an "on" state to an "off" state.

TABLE 3-2: BULK ERASE COMMAND SEQUENCE

| 4-Bit Command | Data Payload Core Instruction | |
|------------------|-------------------------------|-------------------------|
| 0000 | 0E 3C | MOVLW 3Ch |
| 0000 | 6E F8 | MOVWF TBLPTRU |
| 0000 | 0E 00 | MOVLW 00h |
| 0000 | 6E F7 | MOVWF TBLPTRH |
| 0000 | 0E 05 | MOVLW 05h |
| 0000 | 6E F6 | MOVWF TBLPTRL |
| 1100 | FF FF | Write FFh to 3C0005h |
| 0000 | 0E 3C | MOVLW 3Ch |
| 0000 | 6E F8 | MOVWF TBLPTRU |
| 0000 | 0E 00 | MOVLW 00h |
| 0000 | 6E F7 | MOVWF TBLPTRH |
| 0000 | 0E 04 | MOVLW 04h |
| 0000 | 6E F6 | MOVWF TBLPTRL |
| 1100 | 87 87 | Write 87h TO 3C0004h to |
| | | erase entire device. |
| | | NOP |
| 0000 | 00 00 | Hold PGD low until |
| 0000 | 00 00 | erase completes. |

FIGURE 3-1: BULK ERASE FLOW





FIGURE 3-2: BULK ERASE TIMING



3.1.2 LOW-VOLTAGE ICSP BULK ERASE

When using low-voltage ICSP, the part must be supplied by the voltage specified in parameter D111 if a Bulk Erase is to be executed. All other Bulk Erase details as described above apply.

If it is determined that a program memory erase must be performed at a supply voltage below the Bulk Erase limit, refer to the erase methodology described in Section 3.1.3 "ICSP Row Erase" and Section 3.2.2 "Modifying Code Memory".

If it is determined that a data EEPROM erase must be performed at a supply voltage below the Bulk Erase limit, follow the methodology described in **Section 3.3** "Data EEPROM Programming" and write '1's to the array.

3.1.3 ICSP ROW ERASE

Regardless of whether high or low-voltage ICSP is used, it is possible to erase one row (64 bytes of data) provided the block is not code or write-protected. Rows are located at static boundaries beginning at program memory address 000000h, extending to the internal program memory limit (see **Section 2.3 "Memory Maps"**).

The Row Erase duration is externally timed and is controlled by PGC. After the WR bit in EECON1 is set, a NOP is issued, where the 4th PGC is held high for the duration of the programming time, P9.

After PGC is brought low, the programming sequence is terminated. PGC must be held low for the time specified by parameter P10 to allow high-voltage discharge of the memory array.


The code sequence to Row Erase a PIC18F8722 family device is shown in Table 3-3. The flowchart shown in Figure 3-3 depicts the logic necessary to completely erase a PIC18F8722 family device. The timing diagram that details the Start Programming command and parameters P9 and P10 is shown in Figure 3-4.

Note: The TBLPTR register can point to any byte within the row intended for erase.

TABLE 3-3: SINGLE ROW ERASE CODE MEMORY CODE SEQUENCE

| 4-Bit Command | Data Payload | Core Instruction | | | |
|------------------------------------------------------------------------------------------|--------------------------------------------|-------------------------------------------------------|--|--|--|
| Step 1: Direct a | ccess to code memor | y and enable writes. | | | |
| 0000 | 8E A6 | BSF EECON1, EEPGD | | | |
| 0000 | 9C A6 | BCF EECON1, CFGS | | | |
| 0000 | 84 A6 | BSF EECON1, WREN | | | |
| Step 2: Point to | first row in code men | nory. | | | |
| 0000 | 6A F8 | CLRF TBLPTRU | | | |
| 0000 | 6A F7 | CLRF TBLPTRH | | | |
| 0000 | 6A F6 | CLRF TBLPTRL | | | |
| Step 3: Enable | Step 3: Enable erase and erase single row. | | | | |
| 0000 | 88 A6 | BSF EECON1, FREE | | | |
| 0000 | 82 A6 | BSF EECON1, WR | | | |
| 0000 | 00 00 | NOP - hold PGC high for time P9 and low for time P10. | | | |
| Step 4: Repeat step 3, with address pointer incremented by 64 until all rows are erased. | | | | | |

FIGURE 3-3: SINGLE ROW ERASE CODE MEMORY FLOW



3.2 Code Memory Programming

Programming code memory is accomplished by first loading data into the write buffer and then initiating a programming sequence. The write and erase buffer sizes shown in Table 3-4 can be mapped to any location of the same size beginning at 000000h. The actual memory write sequence takes the contents of this buffer and programs the proper amount of code memory that contains the Table Pointer.

The programming duration is externally timed and is controlled by PGC. After a Start Programming command is issued (4-bit command, '1111'), a NOP is issued, where the 4th PGC is held high for the duration of the programming time, P9.

After PGC is brought low, the programming sequence is terminated. PGC must be held low for the time specified by parameter P10 to allow high-voltage discharge of the memory array.

The code sequence to program a PIC18F8722 family device is shown in Table 3-5. The flowchart shown in Figure 3-6 depicts the logic necessary to completely write a PIC18F8722 family device. The timing diagram that details the Start Programming command and parameters P9 and P10 is shown in Figure 3-4.

Note: The TBLPTR register must point to the same region when initiating the programming sequence as it did when the write buffers were loaded.

TABLE 3-4: WRITE AND ERASE BUFFER SIZES

| Device (Arranged by Family) | Write Buffer Size in Bytes | Erase Buffer Size in Bytes | |
|-----------------------------------|-------------------------------|-------------------------------|--|
| PIC18FX527 | | | |
| PIC18FX622 | 64 | 64 | |
| PIC18FX627 | 04 | | |
| PIC18FX722 | | | |







FIGURE 3-5: ERASE AND WRITE BOUNDARIES



3.2.1 PROGRAMMING

A maximum of 64 bytes can be programmed into the block referenced by TBLPTR<21:6>. The panel that will be written will automatically be enabled based on the value of the Table Pointer.

TABLE 3-5: WRITE CODE MEMORY CODE SEQUENCE FOR PROGRAMMING

| 4-Bit | Data Payload | Core Instruction |
|------------------|------------------------------|----------------------------------------------------------------------------------|
| Command | • | |
| Step 1: Direct a | access to configuration | n memory. |
| 0000 | 8E A6 | BSF EECON1, EEPGD |
| 0000 | 8C A6 | BSF EECON1, CFGS |
| 0000 | 84 A6 | BSF EECON1, WREN |
| Step 2: Direct a | access to code memo | ry and enable writes. |
| 0000 | 8E A6 | BSF EECON1, EEPGD |
| 0000 | 9C A6 | BCF EECON1, CFGS |
| Step 3: Load w | rite buffer for panel. | |
| 0000 | 0E | MOVLW <addr[21:16]></addr[21:16]> |
| 0000 | <addr[21:16]></addr[21:16]> | MOVWF TBLPTRU |
| 0000 | 6E F8 | MOVLW <addr[15:8]></addr[15:8]> |
| 0000 | 0E <addr[15:8]></addr[15:8]> | MOVWF TBLPTRH |
| 0000 | 6E F7 | MOVLW <addr[7:0]></addr[7:0]> |
| 0000 | 0E <addr[7:0]></addr[7:0]> | MOVWF TBLPTRL |
| 1101 | 6E F6 | Write 2 bytes and post-increment address by 2 |
| | <msb><lsb></lsb></msb> | |
| | | . Repeat 28 times |
| | | |
| 1111 | | Write 2 bytes and start programming |
| 0000 | <msb><lsb></lsb></msb> | NOP - hold SCLK high for time P9, low for time P10 |
| | 00 00 | |
| To continue wr | iting data, repeat step | 3, where the address pointer is incremented by 64 at each iteration of the loop. |




FIGURE 3-6: PROGRAM CODE MEMORY FLOW

3.2.2 MODIFYING CODE MEMORY

The previous programming example assumed that the device has been Bulk Erased prior to programming (see Section 3.1.1 "High-Voltage ICSP Bulk Erase"). It may be the case, however, that the user wishes to modify only a section of an already programmed device.

The appropriate number of bytes required for the erase buffer must be read out of code memory (as described in **Section 4.2** "**Verify Code Memory and ID Locations**") and buffered. Modifications can be made on this buffer. Then, the block of code memory that was read out must be erased and rewritten with the modified data (see **Section 3.2.1** "**Programming**").

The WREN bit must be set if the WR bit in EECON1 is used to initiate a write sequence.

TABLE 3-6: MODIFYING CODE MEMORY

| 4-Bit Command | Data Payload | Core Instruction |
|------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Step 1: Direct acco | ess to code memory. | |
| Step 2: Read and | modify code memory (see \$ | Section 4.1 "Read Code Memory, ID Locations and Configuration Bits"). |
| 0000 0000 | 8E A6 9C A6 | BSF EECON1, EEPGD BCF EECON1, CFGS |
| Step 3: Set the Ta | ble Pointer for the block to b | pe erased. |
| 0000 0000 0000 0000 | <pre>0E <addr[21:16]> 6E F8 0E <addr[8:15]> 6E F7 0E <addr[7:0]></addr[7:0]></addr[8:15]></addr[21:16]></pre> | MOVLW <addr[21:16]> MOVWF TBLPTRU MOVLW <addr[8:15]> MOVWF TBLPTRH MOVLW <addr[7:0]></addr[7:0]></addr[8:15]></addr[21:16]> |
| 0000 | 6E F6 | MOVWF TBLPTRL |
| Step 4: Enable me | emory writes and set up an e | erase. |
| 0000 0000 Step 5: Initiate era | 84 A6 88 A6 | BSF EECON1, WREN BSF EECON1, FREE |
| 0000 | 82 A6 00 00 | BSF EECON1, WR NOP - hold PGC high for time P9 and low for time P10. |
| · · | ess to configuration memory | T |
| 0000 0000 0000 | 8E A6 8C A6 84 A6 | BSF EECON1, EEPGD BSF EECON1, CFGS BSF EECON1, WREN |
| Step 7: Direct acco | ess to code memory and en | able writes. |
| 0000 | 8E A6 9C A6 | BSF EECON1, EEPGD BCF EECON1, CFGS |
| • | • | ill be selected based on the Table Pointer. |
| 0000 0000 0000 0000 0000 0000 1101 | <pre>0E <addr[21:16]> 6E F8 0E <addr[8:15]> 6E F7 0E <addr[7:0]> 6E F6 <msb><lsb></lsb></msb></addr[7:0]></addr[8:15]></addr[21:16]></pre> | MOVLW <addr[21:16]> MOVWF TBLPTRU MOVLW <addr[8:15]> MOVWF TBLPTRH MOVLW <addr[7:0]> MOVWF TBLPTRL Write 2 bytes and post-increment address by 2.</addr[7:0]></addr[8:15]></addr[21:16]> |
| | | Repeat 28 times |
| 1111 0000 | <msb><lsb> 00 00 ving data, repeat Steps 2 thr</lsb></msb> | Write 2 bytes and start programming. NOP - hold PGC high for time P9 and low for time P10. rough 8, where the address pointer is incremented by the 64 bytes at each iteration of |
| the loop. | | 22g. 2,2 are decree period to more months by the end of system at easist to distinct and of |
| Step 9: Disable wr | | T |
| 0000 | 94 A6 | BCF EECON1, WREN |


3.3 Data EEPROM Programming

Data EEPROM is accessed one byte at a time via an address pointer (register pair EEADRH:EEADR) and a data latch (EEDATA). Data EEPROM is written by loading EEADRH:EEADR with the desired memory location, EEDATA with the data to be written and initiating a memory write by appropriately configuring the EECON1 register (Register 3-1). A byte write automatically erases the location and writes the new data (erase-before-write).

When using the EECON1 register to perform a data EEPROM write, both the EEPGD and CFGS bits must be cleared (EECON1<7:6> = 00). The WREN bit must be set (EECON1<2> = 1) to enable writes of any sort and this must be done prior to initiating a write sequence. The write sequence is initiated by setting the WR bit (EECON1<1> = 1).

The write begins on the falling edge of the 4th PGC after the WR bit is set. It ends when the WR bit is cleared by hardware.

After the programming sequence terminates, PGC must still be held low for the time specified by parameter P10 to allow high-voltage discharge of the memory array.








TABLE 3-7: PROGRAMMING DATA MEMORY

| 4-Bit Command | Data Payload | | Core Instruction | | |
|--------------------|------------------------------------|---------|-------------------------|--|--|
| Step 1: Direct ad | ccess to data EEPROM. | | | | |
| 0000 | 9E A6 | BCF | EECON1, EEPGD | | |
| 0000 | 9C A6 | BCF | EECON1, CFGS | | |
| Step 2: Set the | data EEPROM address p | ointer. | | | |
| 0000 | 0E <addr></addr> | MOVLW | <addr></addr> | | |
| 0000 | 6E A9 | MOVWF | EEADR | | |
| 0000 | OE <addrh></addrh> | MOVLW | <addrh></addrh> | | |
| 0000 | 6E AA | MOVWF | EEADRH | | |
| Step 3: Load the | e data to be written. | | | | |
| 0000 | OE <data></data> | MOVLW | <data></data> | | |
| 0000 | 6E A8 | MOVWF | EEDATA | | |
| Step 4: Enable r | memory writes. | | | | |
| 0000 | 84 A6 | BSF | EECON1, WREN | | |
| Step 5: Initiate v | vrite. | | | | |
| 0000 | 82 A6 | BSF | EECON1, WR | | |
| Step 6: Poll WR | bit, repeat until the bit is | clear. | | | |
| 0000 | 50 A6 | MOVF | EECON1, W, 0 | | |
| 0000 | 6E F5 | MOVWF | TABLAT | | |
| 0000 | 00 00 | NOP | <i>a</i> | | |
| 0010 | <msb><lsb></lsb></msb> | Shift | out data ⁽¹⁾ | | |
| Step 7: Hold PG | Step 7: Hold PGC low for time P10. | | | | |
| Step 8: Disable | Step 8: Disable writes. | | | | |
| 0000 | 94 A6 | BCF | EECON1, WREN | | |
| Repeat steps 2 | through 8 to write more of | data. | | | |
| | | | | | |

Note 1: See Figure 4-4 for details on shift out data timing.

3.4 ID Location Programming

The ID locations are programmed much like the code memory. The ID registers are mapped in addresses 200000h through 200007h. These locations read out normally even after code protection.

Note: The user only needs to fill the first 8 bytes of the write buffer in order to write the ID locations.

Table 3-8 demonstrates the code sequence required to write the ID locations.

In order to modify the ID locations, refer to the methodology described in **Section 3.2.2 "Modifying Code Memory"**. As with code memory, the ID locations must be erased before being modified.

TABLE 3-8: WRITE ID SEQUENCE

| 4-Bit Command | Data Payload | Core Instruction | |
|------------------|----------------------------|-------------------------------------------------------|--|
| Step 1: Direct a | ccess to code memory ar | and enable writes. | |
| 0000 | 8E A6 | BSF EECON1, EEPGD | |
| 0000 | 9C A6 | BCF EECON1, CFGS | |
| Step 2: Load wr | ite buffer with 8 bytes an | nd write. | |
| 0000 | 0E 20 | MOVLW 20h | |
| 0000 | 6E F8 | MOVWF TBLPTRU | |
| 0000 | 0E 00 | MOVLW 00h | |
| 0000 | 6E F7 | MOVWF TBLPTRH | |
| 0000 | 0E 00 | MOVLW 00h | |
| 0000 | 6E F6 | MOVWF TBLPTRL | |
| 1101 | <msb><lsb></lsb></msb> | Write 2 bytes and post-increment address by 2. | |
| 1101 | <msb><lsb></lsb></msb> | Write 2 bytes and post-increment address by 2. | |
| 1101 | <msb><lsb></lsb></msb> | Write 2 bytes and post-increment address by 2. | |
| 1111 | <msb><lsb></lsb></msb> | Write 2 bytes and start programming. | |
| 0000 | 00 00 | NOP - hold PGC high for time P9 and low for time P10. | |

3.5 Boot Block Programming

The code sequence detailed in Table 3-5 should be used, except that the address used in "Step 2" will be in the range of 000000h to 0007FFh, 000000h to 000FFFh or 000000h to 001FFFh, as defined by the BBSIZ<1:0> bits in the CONFIG4L register (see Table 5-1).

3.6 Configuration Bits Programming

Unlike code memory, the configuration bits are programmed a byte at a time. The Table Write, Begin Programming 4-bit command ('1111') is used, but only 8 bits of the following 16-bit payload will be written. The LSB of the payload will be written to even addresses and the MSB will be written to odd addresses. The code sequence to program two consecutive configuration locations is shown in Table 3-9.


Note: The address must be explicitly written for each byte programmed. The addresses can not be incremented in this mode.

TABLE 3-9: SET ADDRESS POINTER TO CONFIGURATION LOCATION

| IABLE 3-3. | SET ADDRESS TO SINTER TO CONTION ATTOM LOCATION | | | |
|-----------------------------|-------------------------------------------------|-------------------------------------------------------|--|--|
| 4-Bit Command | Data Payload | Core Instruction | | |
| Step 1: Enable | e writes and direct access t | to configuration memory. | | |
| 0000 | 8E A6 | BSF EECON1, EEPGD | | |
| 0000 | 8C A6 | BSF EECON1, CFGS | | |
| Step 2 ⁽¹⁾ : Set | Table Pointer for configura | tion byte to be written. Write even/odd addresses. | | |
| 0000 | 0E 30 | MOVLW 30h | | |
| 0000 | 6E F8 | MOVWF TBLPTRU | | |
| 0000 | 0E 00 | MOVLW 00h | | |
| 0000 | 6E F7 | MOVWF TBLPTRU | | |
| 0000 | 0E 00 | MOVLW 00h | | |
| 0000 | 6E F6 | MOVWF TBLPTRL | | |
| 1111 | <msb ignored=""><lsb></lsb></msb> | Load 2 bytes and start programming. | | |
| 0000 | 00 00 | NOP - hold PGC high for time P9 and low for time P10. | | |
| 0000 | 0E 01 | MOVLW 01h | | |
| 0000 | 6E F6 | MOVWF TBLPTRL | | |
| 1111 | <msb><lsb ignored=""></lsb></msb> | Load 2 bytes and start programming. | | |
| 0000 | 00 00 | NOP - hold PGC high for time P9 and low for time P10. | | |

Note 1: Enabling the write protection of configuration bits (WRTC = 0 in CONFIG6H) will prevent further writing of configuration bits. Always write all the configuration bits before enabling the write protection for configuration bits.

FIGURE 3-9: CONFIGURATION PROGRAMMING FLOW



3.7 External Memory Bus (PIC18F8525/8622 Only)

The PIC18F8525/8622 External Memory Bus (EMB) can be activated during In-Circuit Serial Programming™ (ICSP™) to program external Flash memory devices. The EMB is always disabled upon Program mode entry. TCFG3L, located at address 380004h, is a special register available in ICSP which overrides CONFIG3L.

The code sequence to enable the EMB for Byte Write mode with 0 wait counts during ICSP is shown in Table 3-10.

TABLE 3-10: CONFIGURE EXTERNAL MEMORY BUS CODE SEQUENCE

| 4-Bit Command | Data Payload | Core Instruction |
|------------------|-----------------|----------------------|
| 0000 | 0E B0 | MOVLW B0h |
| 0000 | 6E 9C | MOVWF MEMCON |
| 0000 | 0E 38 | MOVLW 38h |
| 0000 | 6E F8 | MOVWF TBLPTRU |
| 0000 | 0E 00 | MOVLW 00h |
| 0000 | 6E F7 | MOVWF TBLPTRH |
| 0000 | 0E 04 | MOVLW 04h |
| 0000 | 6E F6 | MOVWF TBLPTRL |
| 1100 | 70 70 | Write 70h to 380004h |

4.0 READING THE DEVICE

4.1 Read Code Memory, ID Locations and Configuration Bits

Code memory is accessed one byte at a time via the 4-bit command, '1001' (table read, post-increment). The contents of memory pointed to by the Table Pointer (TBLPTRU:TBLPTRH:TBLPTRL) are serially output on PGD.


The 4-bit command is shifted in LSb first. The read is executed during the next 8 clocks, then shifted out on PGD during the last 8 clocks, LSb to MSb. A delay of P6 must be introduced after the falling edge of the 8th PGC of the operand to allow PGD to transition from an input to an output. During this time, PGC must be held low (see Figure 4-1). This operation also increments the Table Pointer by one, pointing to the next byte in code memory for the next read.

This technique will work to read any memory in the 000000h to 3FFFFh address space, so it also applies to the reading of the ID and configuration registers.

TABLE 4-1: READ CODE MEMORY SEQUENCE

| 4-Bit Command | Data Payload | Core Instruction | | |
|------------------------------------------------------------|--------------------------------|---------------------------------|--|--|
| Step 1: Set Tab | le Pointer. | | | |
| 0000 | 0E <addr[21:16]></addr[21:16]> | MOVLW Addr[21:16] | | |
| 0000 | 6E F8 | MOVWF TBLPTRU | | |
| 0000 | 0E <addr[15:8]></addr[15:8]> | MOVLW <addr[15:8]></addr[15:8]> | | |
| 0000 | 6E F7 | MOVWF TBLPTRH | | |
| 0000 | 0E <addr[7:0]></addr[7:0]> | MOVLW <addr[7:0]></addr[7:0]> | | |
| 0000 | 6E F6 | MOVWF TBLPTRL | | |
| Step 2: Read memory and then shift out on PGD, LSb to MSb. | | | | |
| 1001 | 00 00 | TBLRD *+ | | |






4.2 Verify Code Memory and ID Locations

The verify step involves reading back the code memory space and comparing it against the copy held in the programmer's buffer. Memory reads occur a single byte at a time, so two bytes must be read to compare against the word in the programmer's buffer. Refer to Section 4.1 "Read Code Memory, ID Locations and Configuration Bits" for implementation details of reading code memory.

The Table Pointer must be manually set to 200000h (base address of the ID locations) once the code memory has been verified. The post-increment feature of the table read 4-bit command may not be used to increment the Table Pointer beyond the code memory space. In a 128-Kbyte device, for example, a post-increment read of address 1FFFFh will wrap the Table Pointer back to 000000h, rather than point to unimplemented address 020000h.

FIGURE 4-2: VERIFY CODE MEMORY FLOW



4.3 Verify Configuration Bits

A configuration address may be read and output on PGD via the 4-bit command, '1001'. Configuration data is read and written in a byte-wise fashion, so it is not necessary to merge two bytes into a word prior to a compare. The result may then be immediately compared to the appropriate configuration data in the programmer's memory for verification. Refer to Section 4.1 "Read Code Memory, ID Locations and Configuration Bits" for implementation details of reading configuration data.

4.4 Read Data EEPROM Memory

Data EEPROM is accessed one byte at a time via an address pointer (register pair EEADRH:EEADR) and a data latch (EEDATA). Data EEPROM is read by loading EEADRH:EEADR with the desired memory location and initiating a memory read by appropriately configuring the EECON1 register (Register 3-1). The data will be loaded into EEDATA, where it may be serially output on PGD via the 4-bit command, '0010' (Shift Out Data Holding register). A delay of P6 must be introduced after the falling edge of the 8th PGC of the operand to allow PGD to transition from an input to an output. During this time, PGC must be held low (see Figure 4-4).

The command sequence to read a single byte of data is shown in Table 4-2.

FIGURE 4-3: READ DATA EEPROM FLOW





TABLE 4-2: READ DATA EEPROM MEMORY

| IABLE 4-2. | READ DATA EEFROM MEMORT | | | |
|--------------------|-----------------------------|-----------|-------------------------|--|
| 4-Bit Command | Data Payload | | Core Instruction | |
| Step 1: Direct a | ccess to data EEPROM. | | | |
| 0000 | 9E A6 | BCF | EECON1, EEPGD | |
| 0000 | 9C A6 | BCF | EECON1, CFGS | |
| Step 2: Set the | data EEPROM address p | oointer. | | |
| 0000 | 0E <addr></addr> | MOVLW | <addr></addr> | |
| 0000 | 6E A9 | MOVWF | EEADR | |
| 0000 | OE <addrh></addrh> | MOVLW | <addrh></addrh> | |
| 0000 | 6E AA | MOVWF | EEADRH | |
| Step 3: Initiate a | a memory read. | | | |
| 0000 | 80 A6 | BSF | EECON1, RD | |
| Step 4: Load da | ata into the Serial Data Ho | olding re | gister. | |
| 0000 | 50 A8 | MOVF | EEDATA, W, 0 | |
| 0000 | 6E F5 | MOVWF | TABLAT | |
| 0000 | 00 00 | NOP | | |
| 0010 | <msb><lsb></lsb></msb> | Shift | Out Data ⁽¹⁾ | |

Note 1: The <LSB> is undefined. The <MSB> is the data.

FIGURE 4-4: SHIFT OUT DATA HOLDING REGISTER TIMING (0010)



4.5 Verify Data EEPROM

A data EEPROM address may be read via a sequence of core instructions (4-bit command, '0000') and then output on PGD via the 4-bit command, '0010' (TABLAT register). The result may then be immediately compared to the appropriate data in the programmer's memory for verification. Refer to **Section 4.4 "Read Data EEPROM Memory"** for implementation details of reading data EEPROM.


4.6 Blank Check

The term "Blank Check" means to verify that the device has no programmed memory cells. All memories must be verified: code memory, data EEPROM, ID locations and configuration bits. The device ID registers (3FFFFEh:3FFFFFh) should be ignored.

A "blank" or "erased" memory cell will read as a '1'. So, Blank Checking a device merely means to verify that all bytes read as FFh except the configuration bits. Unused (reserved) configuration bits will read '0' (programmed). Refer to Table 5-1 for blank configuration expect data for the various PIC18F8722 family devices.

Given that Blank Checking is merely code and data EEPROM verification with FFh expect data, refer to Section 4.4 "Read Data EEPROM Memory" and Section 4.2 "Verify Code Memory and ID Locations" for implementation details.

FIGURE 4-5: BLANK CHECK FLOW



5.0 CONFIGURATION WORD

The PIC18F8722 family of devices have several configuration words. These bits can be set or cleared to select various device configurations. All other memory areas should be programmed and verified prior to setting configuration words. These bits may be read out normally, even after read or code protection. See Table 5-1 for a list of configuration bits and device IDs and Table 5-3 for the configuration bit descriptions.

5.1 ID Locations

A user may store identification information (ID) in eight ID locations mapped in 200000h:200007h. It is recommended that the Most Significant nibble of each ID be Fh. In doing so, if the user code inadvertently tries to execute from the ID space, the ID data will execute as a NOP.

TABLE 5-1: CONFIGURATION BITS AND DEVICE IDs

| File | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Default/ Unprogrammed Value |
|---------|-------------------------|----------------------|----------------------|----------------------|----------------------|----------------------|---------|-----------------------|--------|-----------------------------------|
| 300001h | CONFIG1H | IESO | FCMEN | 1 | | FOSC3 | FOSC2 | FOSC1 | FOSC0 | 00 0111 |
| 300002h | CONFIG2L | 1 | _ | 1 | BORV1 | BORV0 | BOREN1 | BOREN0 | PWRTEN | 1 1111 |
| 300003h | CONFIG2H | _ | _ | _ | WDTPS3 | WDTPS2 | WDTPS1 | WDTPS0 | WDTEN | 1 1111 |
| 300004h | CONFIG3L ⁽⁵⁾ | WAIT | BW | ABW1 | ABW0 | _ | _ | PM1 | PM0 | 111111 |
| 300005h | CONFIG3H | MCLRE | _ | _ | _ | _ | LPT1OSC | ECCPMX ⁽⁵⁾ | CCP2MX | 1011 |
| 300006h | CONFIG4L | DEBUG | XINST | BBSIZ1 | BBSIZ0 | 1 | LVP | _ | STVREN | 1000 -1-1 |
| 300008h | CONFIG5L | CP7 ⁽¹⁾ | CP6 ⁽¹⁾ | CP5 ⁽²⁾ | CP4 ⁽²⁾ | CP3 ⁽³⁾ | CP2 | CP1 | CP0 | 1111 1111 |
| 300009h | CONFIG5H | CPD | СРВ | _ | _ | _ | _ | _ | _ | 11 |
| 30000Ah | CONFIG6L | WRT7 ⁽¹⁾ | WRT6 ⁽¹⁾ | WRT5 ⁽²⁾ | WRT4 ⁽²⁾ | WRT3 ⁽³⁾ | WRT2 | WRT1 | WRT0 | 1111 1111 |
| 30000Bh | CONFIG6H | WRTD | WRTB | WRTC | _ | _ | _ | _ | _ | 111 |
| 30000Ch | CONFIG7L | EBRT7 ⁽¹⁾ | EBRT6 ⁽¹⁾ | EBTR5 ⁽²⁾ | EBTR4 ⁽²⁾ | EBTR3 ⁽³⁾ | EBTR2 | EBTR1 | EBTR0 | 1111 1111 |
| 30000Dh | CONFIG7H | _ | EBTRB | _ | _ | _ | _ | _ | _ | -1 |
| 3FFFFEh | DEVID1 ⁽⁴⁾ | DEV2 | DEV1 | DEV0 | REV4 | REV3 | REV2 | REV1 | REV0 | xxxx xxxx |
| 3FFFFFh | DEVID2 ⁽⁴⁾ | DEV10 | DEV9 | DEV8 | DEV7 | DEV6 | DEV5 | DEV4 | DEV3 | xxxx xxxx |

Legend: x = unknown, u = unchanged, --- = unimplemented, q = value depends on condition. Shaded cells are unimplemented, read as '0'.

- Note 1: Unimplemented in PIC18F6527/6622/6627/8527/8622/8627 devices.
 - 2: Unimplemented in PIC18F6527/6622/8527/8622 devices.
 - 3: Unimplemented in PIC18F6527/8527 devices.
 - 4: See Register 25-13 in the PIC18F8722 Family Data Sheet for DEVID1 values. DEVID registers are read-only and cannot be programmed by the user.
 - 5: Unimplemented in PIC18F6XXX devices.

5.2 Device ID Word

The device ID word (DEVID<2:1>) for the PIC18F8722 family of devices is located at 3FFFFEh:3FFFFh. These bits may be used by the programmer to identify what device type is being programmed and read out normally, even after code or read protection. See Table 5-2 for a complete list of device ID values.




TABLE 5-2: DEVICE ID VALUE

| Device | Device ID Value | | | |
|------------|-----------------|-----------|--|--|
| Device | DEVID2 | DEVID1 | | |
| PIC18F6527 | 13h | 010x xxxx | | |
| PIC18F6622 | 13h | 100x xxxx | | |
| PIC18F6627 | 13h | 110x xxxx | | |
| PIC18F6722 | 14h | 000x xxxx | | |
| PIC18F8527 | 13h | 011x xxxx | | |
| PIC18F8622 | 13h | 101x xxxx | | |
| PIC18F8627 | 13h | 111x xxxx | | |
| PIC18F8722 | 14h | 001x xxxx | | |

Note: The 'x's in DEVID1 contain the device revision code.

TABLE 5-3: PIC18F8722 FAMILY CONFIGURATION BIT DESCRIPTIONS

| Bit Name | Configuration Words | Description |
|---------------|------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| IESO | CONFIG1H | Internal External Switchover bit 1 = Internal External Switchover mode enabled 0 = Internal External Switchover mode disabled |
| FCMEN | CONFIG1H | Fail-Safe Clock Monitor Enable bit 1 = Fail-Safe Clock Monitor enabled 0 = Fail-Safe Clock Monitor disabled |
| FOSC3:FOSC0 | CONFIG1H | Oscillator Selection bits 11xx = External RC oscillator, CLKO function on RA6 101x = External RC oscillator, CLKO function on RA6 1001 = Internal RC oscillator, CLKO function on RA6, port function on RA7 1000 = Internal RC oscillator, port function on RA6, port function on RA7 0111 = External RC oscillator, port function on RA6 0110 = HS oscillator, PLL enabled (clock frequency = 4 x FOSC1) 0101 = EC oscillator, port function on RA6 0100 = EC oscillator, CLKO function on RA6 0011 = External RC oscillator, CLKO function on RA6 0010 = HS oscillator 0001 = XT oscillator 0000 = LP oscillator |
| BORV1:BORV0 | CONFIG2L | Brown-out Reset Voltage bits 11 = VBOR set to 2.0V 10 = VBOR set to 2.7V 01 = VBOR set to 4.2V 00 = VBOR set to 4.5V |
| BOREN1:BOREN0 | CONFIG2L | Brown-out Reset Enable bits 11 = Brown-out Reset enabled in hardware only (SBOREN is disabled) 10 = Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled) 01 = Brown-out Reset enabled and controlled by software (SBOREN is enabled) 00 = Brown-out Reset disabled in hardware and software |
| PWRTEN | CONFIG2L | Power-up Timer Enable bit 1 = PWRT disabled 0 = PWRT enabled |
| WDTPS3:WDTPS0 | CONFIG2H | Watchdog Timer Postscaler Select bits 1111 = 1:32,768 1110 = 1:16,384 1101 = 1:8,192 1100 = 1:4,096 1011 = 1:2,048 1010 = 1:512 1000 = 1:256 0111 = 1:128 0110 = 1:64 0101 = 1:32 0100 = 1:16 0011 = 1:8 0010 = 1:4 0001 = 1:2 0000 = 1:1 |
| WDTEN | CONFIG2H | Watchdog Timer Enable bit 1 = WDT enabled 0 = WDT disabled (control is placed on SWDTEN bit) |

Note 1: The BBSIZ1:BBSIZ0 bits cannot be changed once any of the following code-protect bits are enabled: CPB or CP0, WRTB or WRT0, EBTRB or EBTR0.

^{2:} Available on PIC18F8XXX devices only.

TABLE 5-3: PIC18F8722 FAMILY CONFIGURATION BIT DESCRIPTIONS (CONTINUED)

| Bit Name | Configuration Words | Description |
|------------------------------|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| WAIT | CONFIG3L | External Bus Wait Enable bit 1 = Wait selections from MEMCON.WAIT<1:0> unavailable and the device will not wait 0 = Wait programmed by MEMCON.WAIT<1:0> |
| BW | CONFIG3L | Data Bus Width Select bit 1 = 16-bit External Bus mode 0 = 8-bit External Bus mode |
| ABW1:ABW0 | CONFIG3L | Address Bus Width Select bits 11 = 20-bit address bus 10 = 16-bit address bus 01 = 12-bit address bus 00 = 8-bit address bus |
| PM1:PM0 | CONFIG3L | Processor Data Memory Mode Select bits 11 = Microcontroller mode 10 = Microprocessor mode 01 = Microprocessor with Boot Block mode 00 = Extended Microcontroller mode |
| MCLRE | CONFIG3H | MCLR Pin Enable bit 1 = MCLR pin enabled, RE3 input pin disabled 0 = RE3 input pin enabled, MCLR pin disabled |
| LPT1OSC | CONFIG3H | Low-Power Timer1 Oscillator Enable bit 1 = Timer1 configured for low-power operation 0 = Timer1 configured for higher power operation |
| ECCPMX | CONFIG3H | ECCP Mux bit ⁽²⁾ 1 = Enhanced CCP1/3 (P1B/P1C/P3B/P3C) are multiplexed onto RE6, RE5, RE4 and RE3, respectively 0 = Enhanced CCP1/3 (P1B/P1C/P3B/P3C) are multiplexed onto RH7, RH6, RH5 and RH4, respectively |
| CCP2MX | CONFIG3H | CCP2 MUX bit 1 = CCP2 input/output is multiplexed with RC1 0 = CCP2 input/output is multiplexed with RB3 in Extended Microcontroller, Microprocessor or Microprocessor with Boot Block mode |
| DEBUG | CONFIG4L | Background Debugger Enable bit 1 = Background debugger disabled, RB6 and RB7 configured as general purpose |
| XINST | CONFIG4L | Extended Instruction Set Enable bit 1 = Instruction set extension and Indexed Addressing mode enabled 0 = Instruction set extension and Indexed Addressing mode disabled (Legacy mode) |
| BBSIZ1:BBSIZ0 ⁽¹⁾ | CONFIG4L | Boot Block Size Select bits 11 = 4K words (8 Kbytes) Boot Block 10 = 4K words (8 Kbytes) Boot Block 01 = 2K words (4 Kbytes) Boot Block 00 = 1K words (2 Kbytes) Boot Block |
| LVP | CONFIG4L | Low-Voltage Programming Enable bit 1 = Low-Voltage Programming enabled, RB5 is the PGM pin 0 = Low-Voltage Programming disabled, RB5 is an I/O pin |
| STVREN | CONFIG4L | Stack Overflow/Underflow Reset Enable bit 1 = Reset on stack overflow/underflow enabled 0 = Reset on stack overflow/underflow disabled |
| CP7 | CONFIG5L | Code Protection bits (Block 7 code memory area) 1 = Block 7 is not code-protected 0 = Block 7 is code-protected |
| CP6 | CONFIG5L | Code Protection bits (Block 6 code memory area) 1 = Block 6 is not code-protected 0 = Block 6 is code-protected |

Note 1: The BBSIZ1:BBSIZ0 bits cannot be changed once any of the following code-protect bits are enabled: CPB or CP0, WRTB or WRT0, EBTRB or EBTR0.

^{2:} Available on PIC18F8XXX devices only.

TABLE 5-3: PIC18F8722 FAMILY CONFIGURATION BIT DESCRIPTIONS (CONTINUED)

| Bit Name | Configuration Words | Description |
|----------|------------------------|-----------------------------------------------------------------------------------------------------------------------|
| CP5 | CONFIG5L | Code Protection bits (Block 5 code memory area) 1 = Block 5 is not code-protected 0 = Block 5 is code-protected |
| CP4 | CONFIG5L | Code Protection bits (Block 4 code memory area) 1 = Block 4 is not code-protected 0 = Block 4 is code-protected |
| CP3 | CONFIG5L | Code Protection bits (Block 3 code memory area) 1 = Block 3 is not code-protected 0 = Block 3 is code-protected |
| CP2 | CONFIG5L | Code Protection bits (Block 2 code memory area) 1 = Block 2 is not code-protected 0 = Block 2 is code-protected |
| CP1 | CONFIG5L | Code Protection bits (Block 1 code memory area) 1 = Block 1 is not code-protected 0 = Block 1 is code-protected |
| CP0 | CONFIG5L | Code Protection bits (Block 0 code memory area) 1 = Block 0 is not code-protected 0 = Block 0 is code-protected |
| CPD | CONFIG5H | Code Protection bits (Data EEPROM) 1 = Data EEPROM is not code-protected 0 = Data EEPROM is code-protected |
| СРВ | CONFIG5H | Code Protection bits (Boot Block memory area) 1 = Boot Block is not code-protected 0 = Boot Block is code-protected |
| WRT7 | CONFIG6L | Write Protection bits (Block 7 code memory area) 1 = Block 7 is not write-protected 0 = Block 7 is write-protected |
| WRT6 | CONFIG6L | Write Protection bits (Block 6 code memory area) 1 = Block 6 is not write-protected 0 = Block 6 is write-protected |
| WRT5 | CONFIG6L | Write Protection bits (Block 5 code memory area) 1 = Block 5 is not write-protected 0 = Block 5 is write-protected |
| WRT4 | CONFIG6L | Write Protection bits (Block 4 code memory area) 1 = Block 4 is not write-protected 0 = Block 4 is write-protected |
| WRT3 | CONFIG6L | Write Protection bits (Block 3 code memory area) 1 = Block 3 is not write-protected 0 = Block 3 is write-protected |
| WRT2 | CONFIG6L | Write Protection bits (Block 2 code memory area) 1 = Block 2 is not write-protected 0 = Block 2 is write-protected |
| WRT1 | CONFIG6L | Write Protection bits (Block 1 code memory area) 1 = Block 1 is not write-protected 0 = Block 1 is write-protected |
| WRT0 | CONFIG6L | Write Protection bits (Block 0 code memory area) 1 = Block 0 is not write-protected 0 = Block 0 is write-protected |
| WRTD | CONFIG6H | Write Protection bit (Data EEPROM) 1 = Data EEPROM is not write-protected 0 = Data EEPROM is write-protected |

Note 1: The BBSIZ1:BBSIZ0 bits cannot be changed once any of the following code-protect bits are enabled: CPB or CP0, WRTB or WRT0, EBTRB or EBTR0.

^{2:} Available on PIC18F8XXX devices only.

TABLE 5-3: PIC18F8722 FAMILY CONFIGURATION BIT DESCRIPTIONS (CONTINUED)

| Bit Name | Configuration Words | Description | | | | |
|------------|------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|--|--|
| WRTB | CONFIG6H | Write Protection bit (Boot Block memory area) 1 = Boot Block is not write-protected 0 = Boot Block is write-protected | | | | |
| WRTC | CONFIG6H | Write Protection bit (Configuration registers) 1 = Configuration registers are not write-protected 0 = Configuration registers are write-protected | | | | |
| EBTR7 | CONFIG7L | Table Read Protection bit (Block 7 code memory area) 1 = Block 7 is not protected from table reads executed in other blocks 0 = Block 7 is protected from table reads executed in other blocks | | | | |
| EBTR6 | CONFIG7L | Table Read Protection bit (Block 6 code memory area) 1 = Block 6 is not protected from table reads executed in other blocks 0 = Block 6 is protected from table reads executed in other blocks | | | | |
| EBTR5 | CONFIG7L | Table Read Protection bit (Block 5 code memory area) 1 = Block 5 is not protected from table reads executed in other blocks 0 = Block 5 is protected from table reads executed in other blocks | | | | |
| EBTR4 | CONFIG7L | Table Read Protection bit (Block 4 code memory area) 1 = Block 4 is not protected from table reads executed in other blocks 0 = Block 4 is protected from table reads executed in other blocks | | | | |
| EBTR3 | CONFIG7L | Table Read Protection bit (Block 3 code memory area) 1 = Block 3 is not protected from table reads executed in other blocks 0 = Block 3 is protected from table reads executed in other blocks | | | | |
| EBTR2 | CONFIG7L | Table Read Protection bit (Block 2 code memory area) 1 = Block 2 is not protected from table reads executed in other blocks 0 = Block 2 is protected from table reads executed in other blocks | | | | |
| EBTR1 | CONFIG7L | Table Read Protection bit (Block 1 code memory area) 1 = Block 1 is not protected from table reads executed in other blocks 0 = Block 1 is protected from table reads executed in other blocks | | | | |
| EBTR0 | CONFIG7L | Table Read Protection bit (Block 0 code memory area) 1 = Block 0 is not protected from table reads executed in other blocks 0 = Block 0 is protected from table reads executed in other blocks | | | | |
| EBTRB | CONFIG7H | Table Read Protection bit (Boot Block memory area) 1 = Boot Block is not protected from table reads executed in other blocks 0 = Boot Block is protected from table reads executed in other blocks | | | | |
| DEV10:DEV3 | DEVID2 | Device ID bits These bits are used with the DEV2:DEV0 bits in the DEVID1 register to identify part number. | | | | |
| DEV2:DEV0 | DEVID1 | Device ID bits These bits are used with the DEV10:DEV3 bits in the DEVID2 register to identify part number. | | | | |
| REV4:REV0 | DEVID1 | Revision ID bits These bits are used to indicate the revision of the device. | | | | |

Note 1: The BBSIZ1:BBSIZ0 bits cannot be changed once any of the following code-protect bits are enabled: CPB or CP0, WRTB or WRT0, EBTRB or EBTR0.

^{2:} Available on PIC18F8XXX devices only.

5.3 Single-Supply ICSP Programming

The LVP bit in configuration register, CONFIG4L, enables single-supply (low-voltage) ICSP programming. The LVP bit defaults to a '1' (enabled) from the factory.

If Single-Supply Programming mode is not used, the LVP bit can be programmed to a '0' and RB5/PGM becomes a digital I/O pin. However, the LVP bit may only be programmed by entering the High-Voltage ICSP mode, where MCLR/VPP/RG5 is raised to VIHH. Once the LVP bit is programmed to a '0', only the High-Voltage ICSP mode is available and only the High-Voltage ICSP mode can be used to program the device.

- Note 1: The High-Voltage ICSP mode is always available, regardless of the state of the LVP bit, by applying VIHH to the MCLR/VPP/RG5 pin.
 - 2: While in Low-Voltage ICSP mode, the RB5 pin can no longer be used as a general purpose I/O.

5.4 Embedding Configuration Word Information in the HEX File

To allow portability of code, a PIC18F8722 device programmer is required to read the configuration word locations from the hex file. If configuration word information is not present in the hex file, then a simple warning message should be issued. Similarly, while saving a hex file, all configuration word information must be included. An option to not include the configuration word information may be provided. When embedding configuration word information in the hex file, it should start at address 300000h.

Microchip Technology Inc. feels strongly that this feature is important for the benefit of the end customer.

5.5 Embedding Data EEPROM Information in the HEX File

To allow portability of code, a PIC18F8722 device programmer is required to read the data EEPROM information from the hex file. If data EEPROM information is not present, a simple warning message should be issued. Similarly, when saving a hex file, all data EEPROM information must be included. An option to not include the data EEPROM information may be provided. When embedding data EEPROM information in the hex file, it should start at address F00000h.

Microchip Technology Inc. believes that this feature is important for the benefit of the end customer.

5.6 Checksum Computation

The checksum is calculated by summing the following:

- The contents of all code memory locations
- The configuration word, appropriately masked
- · ID locations

The Least Significant 16 bits of this sum are the checksum.

Table 5-4 (pages 36 through 39) describes how to calculate the checksum for each device.

Note

The checksum calculation differs depending on the code-protect setting. Since the code memory locations read out differently depending on the code-protect setting, the table describes how to manipulate the actual code memory values to simulate the values that would be read from a protected device. When calculating a checksum by reading a device, the entire code memory can simply be read and summed. The configuration word and ID locations can always be read.

TABLE 5-4: CHECKSUM COMPUTATION

| Device | Code- Protect | Blank Value | 0xAA at 0 and Max Address | |
|------------|----------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------|-----|
| | None | SUM(0000:07FF)+SUM(0800:3FFF)+SUM(4000:7FFF)+SUM(8000:BFFF)+ (CONFIG0 & 0000)+(CONFIG1 & 00CF)+(CONFIG2 & 001F)+ (CONFIG3 & 001F)+(CONFIG4 & 00F3)+(CONFIG5 & 0087)+ (CONFIG6 & 00F5)+(CONFIG7 & 0000)+(CONFIG8 & 0007)+ (CONFIG9 & 00C0)+(CONFIG10 & 0007)+(CONFIG11 & 00E0)+ (CONFIG12 & 0007)+(CONFIG13 & 0040) | TBD | TBD |
| PIC18F6527 | Boot Block 4K words | SUM(0800:3FFF)+SUM(4000:7FFF)+SUM(8000:BFFF)+(CONFIG0 & 0000)+ (CONFIG1 & 00CF)+(CONFIG2 & 001F)+(CONFIG3 & 001F)+ (CONFIG4 & 00F3)+(CONFIG5 & 0087)+(CONFIG6 & 00F5)+ (CONFIG7 & 0000)+(CONFIG8 & 0007)+(CONFIG9 & 00C0)+ (CONFIG10 & 0007)+(CONFIG11 & 00E0)+(CONFIG12 & 0007)+ (CONFIG13 & 0040)+SUM(IDs) | TBD | TBD |
| | Boot/ Panel0/ Panel1 | SUM(8000:BFFF)+(CONFIG0 & 0000)+(CONFIG1 & 00CF)+ (CONFIG2 & 001F)+(CONFIG3 & 001F)+(CONFIG4 & 00F3)+ (CONFIG5 & 0087)+(CONFIG6 & 00F5)+(CONFIG7 & 0000)+ (CONFIG8 & 0007)+(CONFIG9 & 00C0)+(CONFIG10 & 0007)+ (CONFIG11 & 00E0)+(CONFIG12 & 0007)+(CONFIG13 & 0040)+SUM(IDs) | TBD | TBD |
| | All | (CONFIG0 & 0000)+(CONFIG1 & 00CF)+(CONFIG2 & 001F)+ (CONFIG3 & 001F)+(CONFIG4 & 00F3)+(CONFIG5 & 0087)+ (CONFIG6 & 00F5)+(CONFIG7 & 0000)+(CONFIG8 & 0007)+ (CONFIG9 & 00C0)+(CONFIG10 & 0007)+(CONFIG11 & 00E0)+ (CONFIG12 & 0007)+(CONFIG13 & 0040)+SUM(IDs) | TBD | TBD |
| | None | SUM(0000:07FF)+SUM(0800:3FFF)+SUM(4000:7FFF)+SUM(8000:BFFF)+SUM(C000:FFFF)+(CONFIG0 & 0000)+(CONFIG1 & 00CF)+(CONFIG2 & 001F)+(CONFIG3 & 001F)+(CONFIG4 & 00F3)+(CONFIG5 & 0087)+(CONFIG6 & 00F5)+(CONFIG7 & 0000)+(CONFIG8 & 0007)+(CONFIG9 & 00C0)+(CONFIG10 & 000F)+(CONFIG11 & 00E0)+(CONFIG12 & 000F)+(CONFIG13 & 0040) | TBD | TBD |
| PIC18F6622 | Boot Block 4K words | SUM(0800:3FFF)+SUM(4000:7FFF)+SUM(8000:BFFF)+SUM(C000:FFFF)+ (CONFIG0 & 0000)+(CONFIG1 & 00CF)+(CONFIG2 & 001F)+ (CONFIG3 & 001F)+(CONFIG4 & 00F3)+(CONFIG5 & 0087)+ (CONFIG6 & 00F5)+(CONFIG7 & 0000)+(CONFIG8 & 0007)+ (CONFIG9 & 00C0)+(CONFIG10 & 0007)+(CONFIG11 & 00E0)+ (CONFIG12 & 0007)+(CONFIG13 & 0040)+SUM(IDs) | TBD | TBD |
| | Boot/ Panel0/ Panel1 | SUM(8000:BFFF)+SUM(C000:FFFF)+(CONFIG0 & 0000)+ (CONFIG1 & 00CF)+(CONFIG2 & 001F)+(CONFIG3 & 001F)+ (CONFIG4 & 00F3)+(CONFIG5 & 0087)+(CONFIG6 & 00F5)+ (CONFIG7 & 0000)+(CONFIG8 & 000F)+(CONFIG9 & 00C0)+ (CONFIG10 & 000F)+(CONFIG11 & 00E0)+(CONFIG12 & 000F)+ (CONFIG13 & 0040)+SUM(IDs) | TBD | TBD |
| | All | (CONFIG0 & 0000)+(CONFIG1 & 00CF)+(CONFIG2 & 001F)+ (CONFIG3 & 001F)+(CONFIG4 & 00F3)+(CONFIG5 & 0087)+ (CONFIG6 & 00F5)+(CONFIG7 & 0000)+(CONFIG8 & 000F)+ (CONFIG9 & 00C0)+(CONFIG10 & 000F)+(CONFIG11 & 00E0)+ (CONFIG12 & 000F)+(CONFIG13 & 0040)+SUM(IDs) | TBD | TBD |

 Legend:
 Item
 Description

CFGW = Configuration Word

SUM[a:b] = Sum of locations, a to b inclusive

SUM_ID = Byte-wise sum of lower four bits of all customer ID locations

+ = Addition & = Bit-wise AND TABLE 5-4: CHECKSUM COMPUTATION (CONTINUED)

| Device | Code- Protect | Blank Value | 0xAA at 0 and Max Address | |
|------------|----------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------|-----|
| | None | SUM(0000:07FF)+SUM(0800:3FFF)+SUM(4000:7FFF)+SUM(8000:BFFF)+SUM(C000:FFFF)+SUM(10000:13FFF)+SUM(14000:17FFF)+ (CONFIG0 & 0000)+(CONFIG1 & 00CF)+(CONFIG2 & 001F)+ (CONFIG3 & 0000)+(CONFIG4 & 00F3)+(CONFIG5 & 0087)+ (CONFIG6 & 00F5)+(CONFIG7 & 0000)+(CONFIG8 & 003F)+ (CONFIG9 & 00C0)+(CONFIG10 & 003F)+(CONFIG11 & 00E0)+ (CONFIG12 & 003F)+(CONFIG13 & 0040) | TBD | TBD |
| PIC18F6627 | Boot Block 4K words | SUM(0800:3FFF)+SUM(4000:7FFF)+SUM(8000:BFFF)+SUM(C000:FFFF)+ SUM(10000:13FFF)+SUM(14000:17FFF)+CONFIG0 & 0000)+ (CONFIG1 & 00CF)+(CONFIG2 & 001F)+(CONFIG3 & 0000)+ (CONFIG4 & 00F3)+(CONFIG5 & 0087)+(CONFIG6 & 00F5)+ (CONFIG7 & 0000)+(CONFIG8 & 003F)+(CONFIG9 & 00C0)+ (CONFIG10 & 003F)+(CONFIG11 & 00E0)+(CONFIG12 & 003F)+ (CONFIG13 & 0040)+SUM(IDs) | TBD | TBD |
| | Boot/ Panel0/ Panel1 | TBD | TBD | |
| | All | (CONFIG0 & 0000)+(CONFIG1 & 00CF)+(CONFIG2 & 001F)+ (CONFIG3 & 0000)+(CONFIG4 & 00F3)+(CONFIG5 & 0087)+ (CONFIG6 & 00F5)+(CONFIG7 & 0000)+(CONFIG8 & 003F)+ (CONFIG9 & 00C0)+(CONFIG10 & 003F)+(CONFIG11 & 00E0)+ (CONFIG12 & 003F)+(CONFIG13 & 0040)+SUM(IDs) | TBD | TBD |
| | None | SUM(0000:07FF)+SUM(0800:3FFF)+SUM(4000:7FFF)+SUM(8000:BFFF)+SUM(C000:FFFF)+SUM(10000:13FFF)+SUM(14000:17FFF)+SUM(18000:18FFF)+SUM(1C000:1FFFF)+(CONFIG0 & 0000)+(CONFIG1 & 00CF)+(CONFIG2 & 001F)+(CONFIG3 & 0000)+(CONFIG4 & 00F3)+(CONFIG5 & 0087)+(CONFIG6 & 00F5)+(CONFIG7 & 0000)+(CONFIG8 & 00FF)+(CONFIG9 & 00C0)+(CONFIG10 & 00FF)+(CONFIG11 & 00E0)+(CONFIG12 & 00FF)+(CONFIG13 & 0040) | TBD | TBD |
| PIC18F6722 | Boot Block 4K words | SUM(0800:3FFF)+SUM(4000:7FFF)+SUM(8000:BFFF)+SUM(C000:FFFF)+ SUM(10000:13FFF)+SUM(14000:17FFF)+SUM(18000:1BFFF)+ SUM(1C000:1FFFF)+(CONFIG0 & 0000)+(CONFIG1 & 00CF)+ (CONFIG2 & 001F)+(CONFIG3 & 0000)+(CONFIG4 & 00F3)+ (CONFIG5 & 0087)+(CONFIG6 & 00F5)+(CONFIG7 & 0000)+ (CONFIG8 & 00FF)+(CONFIG9 & 00C0)+(CONFIG10 & 00FF)+ (CONFIG11 & 00E0)+(CONFIG12 & 00FF)+(CONFIG13 & 0040)+SUM(IDs) | TBD | TBD |
| | Boot/ Panel0/ Panel1 | SUM(8000:BFFF)+SUM(C000:FFFF)+SUM(10000:13FFF)+ SUM(14000:17FFF)+SUM(18000:1BFFF)+SUM(1C000:1FFFF)+ (CONFIG0 & 0000)+(CONFIG1 & 00CF)+(CONFIG2 & 001F)+ (CONFIG3 & 0000)+(CONFIG4 & 00F3)+(CONFIG5 & 0087)+ (CONFIG6 & 00F5)+(CONFIG7 & 0000)+(CONFIG8 & 00FF)+ (CONFIG9 & 00C0)+(CONFIG10 & 00FF)+(CONFIG11 & 00E0)+ (CONFIG12 & 00FF)+(CONFIG13 & 0040)+SUM(IDs) | TBD | TBD |
| | All | (CONFIG0 & 0000)+(CONFIG1 & 00CF)+(CONFIG2 & 001F)+ (CONFIG3 & 0000)+(CONFIG4 & 00F3)+(CONFIG5 & 0087)+ (CONFIG6 & 00F5)+(CONFIG7 & 0000)+(CONFIG8 & 003F)+ (CONFIG9 & 00C0)+(CONFIG10 & 003F)+(CONFIG11 & 00E0)+ (CONFIG12 & 003F)+(CONFIG13 & 0040)+SUM(IDs) | TBD | TBD |

 Legend:
 Item
 Description

CFGW = Configuration Word

SUM[a:b] = Sum of locations, a to b inclusive

SUM_ID = Byte-wise sum of lower four bits of all customer ID locations

+ = Addition & = Bit-wise AND

TABLE 5-4: CHECKSUM COMPUTATION (CONTINUED)

| Device | Device Code- Protect Checksum | | | | | |
|------------|----------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|-----|--|--|
| | None | SUM(0000:07FF)+SUM(0800:3FFF)+SUM(4000:7FFF)+SUM(8000:BFFF)+ (CONFIGO & 0000)+(CONFIG1 & 00CF)+(CONFIG2 & 001F)+ (CONFIG3 & 001F)+(CONFIG4 & 00F3)+(CONFIG5 & 0087)+ (CONFIG6 & 00F5)+(CONFIG7 & 0000)+(CONFIG8 & 0007)+ (CONFIG9 & 00C0)+(CONFIG10 & 0007)+(CONFIG11 & 00E0)+ (CONFIG12 & 0007)+(CONFIG13 & 0040) | TBD | TBD | | |
| PIC18F8527 | Boot Block 4K words | SUM(0800:3FFF)+SUM(4000:7FFF)+SUM(8000:BFFF)+(CONFIG0 & 0000)+ (CONFIG1 & 00CF)+(CONFIG2 & 001F)+(CONFIG3 & 001F)+ (CONFIG4 & 00F3)+(CONFIG5 & 0087)+(CONFIG6 & 00F5)+ (CONFIG7 & 0000)+(CONFIG8 & 0007)+(CONFIG9 & 00C0)+ (CONFIG10 & 0007)+(CONFIG11 & 00E0)+(CONFIG12 & 0007)+ (CONFIG13 & 0040)+SUM(IDs) | TBD | TBD | | |
| | Boot/ Panel0/ Panel1 | SUM(1C000:1FFFF)+(CONFIG0 & 0000)+(CONFIG1 & 00CF)+ (CONFIG2 & 001F)+(CONFIG3 & 0000)+(CONFIG4 & 00F3)+ (CONFIG5 & 0087)+(CONFIG6 & 00F5)+(CONFIG7 & 0000)+ (CONFIG8 & 00FF)+(CONFIG9 & 00C0)+(CONFIG10 & 00FF)+ (CONFIG11 & 00E0)+(CONFIG12 & 00FF)+(CONFIG13 & 0040)+SUM(IDs) | TBD | TBD | | |
| | All | (CONFIG0 & 0000)+(CONFIG1 & 00CF)+(CONFIG2 & 001F)+ (CONFIG3 & 001F)+(CONFIG4 & 00F3)+(CONFIG5 & 0087)+ (CONFIG6 & 00F5)+(CONFIG7 & 0000)+(CONFIG8 & 0007)+ (CONFIG9 & 00C0)+(CONFIG10 & 0007)+(CONFIG11 & 00E0)+ (CONFIG12 & 0007)+(CONFIG13 & 0040)+SUM(IDs) | TBD | TBD | | |
| PIC18F8622 | None | SUM(0000:07FF)+SUM(0800:3FFF)+SUM(4000:7FFF)+SUM(8000:BFFF)+SUM(C000:FFFF)+(CONFIG0 & 0000)+(CONFIG1 & 00CF): (CONFIG2 & 001F)+(CONFIG3 & 001F)+(CONFIG4 & 00F3)+ (CONFIG5 & 0087)+(CONFIG6 & 00F5)+(CONFIG7 & 0000)+ (CONFIG8 & 000F)+(CONFIG9 & 00C0)+(CONFIG10 & 000F)+ (CONFIG11 & 00E0)+(CONFIG12 & 000F)+(CONFIG13 & 0040) | TBD | TBD | | |
| | Boot Block 4K words | SUM(0800:3FFF)+SUM(4000:7FFF)+SUM(8000:BFFF)+SUM(C000:FFFF)+ (CONFIG0 & 0000)+(CONFIG1 & 00CF)+(CONFIG2 & 001F)+ (CONFIG3 & 001F)+(CONFIG4 & 00F3)+(CONFIG5 & 0087)+ (CONFIG6 & 00F5)+(CONFIG7 & 0000)+(CONFIG8 & 000F)+ (CONFIG9 & 00C0)+(CONFIG10 & 000F)+(CONFIG11 & 00E0)+ (CONFIG12 & 000F)+(CONFIG13 & 0040)+SUM(IDs) | TBD | TBD | | |
| | Boot/ Panel0/ Panel1 | SUM(8000:BFFF)+SUM(C000:FFFF)+(CONFIG0 & 0000)+ (CONFIG1 & 00CF)+(CONFIG2 & 001F)+(CONFIG3 & 001F)+ (CONFIG4 & 00F3)+(CONFIG5 & 0087)+(CONFIG6 & 00F5)+ (CONFIG7 & 0000)+(CONFIG8 & 000F)+(CONFIG9 & 00C0)+ (CONFIG10 & 000F)+(CONFIG11 & 00E0)+(CONFIG12 & 000F)+ (CONFIG13 & 0040)+SUM(IDs) | TBD | TBD | | |
| | All | (CONFIG0 & 0000)+(CONFIG1 & 00CF)+(CONFIG2 & 001F)+ (CONFIG3 & 001F)+(CONFIG4 & 00F3)+(CONFIG5 & 0087)+ (CONFIG6 & 00F5)+(CONFIG7 & 0000)+(CONFIG8 & 000F)+ (CONFIG9 & 00C0)+(CONFIG10 & 000F)+(CONFIG11 & 00E0)+ (CONFIG12 & 000F)+(CONFIG13 & 0040)+SUM(IDs) | TBD | TBD | | |

Legend:

 Item
 Description

 CFGW
 = Configuration Word

SUM[a:b] = Sum of locations, a to b inclusive

SUM_ID = Byte-wise sum of lower four bits of all customer ID locations

= Addition = Bit-wise AND TABLE 5-4: CHECKSUM COMPUTATION (CONTINUED)

| Device | Code- Protect | Blank Value | 0xAA at 0 and Max Address | |
|------------|----------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------|-----|
| PIC18F8627 | None | SUM(0000:07FF)+SUM(0800:3FFF)+SUM(4000:7FFF)+SUM(8000:BFFF)+SUM(C000:FFFF)+SUM(10000:13FFF)+SUM(14000:17FFF)+ (CONFIG0 & 0000)+(CONFIG1 & 00CF)+(CONFIG2 & 001F)+ (CONFIG3 & 001F)+(CONFIG4 & 00F3)+(CONFIG5 & 0087)+ (CONFIG6 & 00F5)+(CONFIG7 & 0000)+(CONFIG8 & 003F)+ (CONFIG9 & 00C0)+(CONFIG10 & 003F)+(CONFIG11 & 00E0)+ (CONFIG12 & 003F)+(CONFIG13 & 0040) | TBD | TBD |
| | Boot Block 4K words | SUM(0800:3FFF)+SUM(4000:7FFF)+SUM(8000:BFFF)+SUM(C000:FFFF)+SUM(10000:13FFF)+SUM(14000:17FFF)+(CONFIG0 & 0000)+(CONFIG1 & 00CF)+(CONFIG2 & 001F)+(CONFIG3 & 001F)+(CONFIG4 & 00F3)+(CONFIG5 & 0087)+(CONFIG6 & 00F5)+(CONFIG7 & 0000)+(CONFIG8 & 003F)+(CONFIG9 & 00C0)+(CONFIG10 & 003F)+(CONFIG11 & 00E0)+(CONFIG12 & 003F)+(CONFIG13 & 0040)+SUM(IDs) | TBD | TBD |
| | Boot/ Panel0/ Panel1 | SUM(8000:BFFF)+SUM(C000:FFFF)+SUM(10000:13FFF)+ SUM(14000:17FFF)+(CONFIG0 & 0000)+(CONFIG1 & 00CF): (CONFIG2 & 001F)+(CONFIG3 & 001F)+(CONFIG4 & 00F3)+ (CONFIG5 & 0087)+(CONFIG6 & 00F5)+(CONFIG7 & 0000)+ (CONFIG8 & 003F)+(CONFIG9 & 00C0)+(CONFIG10 & 003F)+ (CONFIG11 & 00E0)+(CONFIG12 & 003F)+(CONFIG13 & 0040)+SUM(IDs) | TBD | TBD |
| | All | (CONFIG0 & 0000)+(CONFIG1 & 00CF)+(CONFIG2 & 001F)+ (CONFIG3 & 001F)+(CONFIG4 & 00F3)+(CONFIG5 & 0087)+ (CONFIG6 & 00F5)+(CONFIG7 & 0000)+(CONFIG8 & 003F)+ (CONFIG9 & 00C0)+(CONFIG10 & 003F)+(CONFIG11 & 00E0)+ (CONFIG12 & 003F)+(CONFIG13 & 0040)+SUM(IDs) | TBD | TBD |
| PIC18F8722 | None | SUM(0000:07FF)+SUM(0800:3FFF)+SUM(4000:7FFF)+SUM(8000:BFFF)+SUM(C000:FFFF)+SUM(10000:13FFF)+SUM(14000:17FFF)+SUM(18000:18FFF)+SUM(1C000:1FFFF)+(CONFIG0 & 0000)+(CONFIG1 & 00CF)+(CONFIG2 & 001F)+(CONFIG3 & 001F)+(CONFIG4 & 00F3)+(CONFIG5 & 0087)+(CONFIG6 & 00F5)+(CONFIG7 & 0000)+(CONFIG8 & 00FF)+(CONFIG9 & 00C0)+(CONFIG10 & 00FF)+(CONFIG11 & 00E0)+(CONFIG12 & 00FF)+(CONFIG13 & 0040) | TBD | TBD |
| | Boot Block 4K words | SUM(0800:3FFF)+SUM(4000:7FFF)+SUM(8000:BFFF)+SUM(C000:FFFF)+ SUM(10000:13FFF)+SUM(14000:17FFF)+SUM(18000:1BFFF)+ SUM(1C000:1FFFF)+(CONFIG0 & 0000)+(CONFIG1 & 00CF)+ (CONFIG2 & 001F)+(CONFIG3 & 001F)+(CONFIG4 & 00F3)+ (CONFIG5 & 0087)+(CONFIG6 & 00F5)+(CONFIG7 & 0000)+ (CONFIG8 & 00FF)+(CONFIG9 & 00C0)+(CONFIG10 & 00FF)+ (CONFIG11 & 00E0)+(CONFIG12 & 00FF)+(CONFIG13 & 0040)+SUM(IDs) | TBD | TBD |
| | Boot/ Panel0/ Panel1 | SUM(8000:BFFF)+SUM(C000:FFFF)+SUM(10000:13FFF)+ SUM(14000:17FFF)+SUM(18000:1BFFF)+SUM(1C000:1FFFF)+ (CONFIG0 & 0000)+(CONFIG1 & 00CF)+(CONFIG2 & 001F)+ (CONFIG3 & 001F)+(CONFIG4 & 00F3)+(CONFIG5 & 0087)+ (CONFIG6 & 00F5)+(CONFIG7 & 0000)+(CONFIG8 & 00FF)+ (CONFIG9 & 00C0)+(CONFIG10 & 00FF)+(CONFIG11 & 00E0)+ (CONFIG12 & 00FF)+(CONFIG13 & 0040)+SUM(IDs) | TBD | TBD |
| | All | (CONFIGO & 0000)+(CONFIG1 & 00CF)+(CONFIG2 & 001F)+ (CONFIG3 & 001F)+(CONFIG4 & 00F3)+(CONFIG5 & 0087)+ (CONFIG6 & 00F5)+(CONFIG7 & 0000)+(CONFIG8 & 00FF)+ (CONFIG9 & 00C0)+(CONFIG10 & 00FF)+(CONFIG11 & 00E0)+ (CONFIG12 & 00FF)+(CONFIG13 & 0040)+SUM(IDs) | TBD | TBD |

 Legend:
 Item
 Description

CFGW = Configuration Word

SUM[a:b] = Sum of locations, a to b inclusive

SUM_ID = Byte-wise sum of lower four bits of all customer ID locations

+ = Addition & = Bit-wise AND

6.0 AC/DC CHARACTERISTICS TIMING REQUIREMENTS FOR PROGRAM/VERIFY TEST MODE

Standard Operating Conditions

Operating Temperature: 25°C is recommended

| Operati | Operating Temperature: 25°C is recommended | | | | | | | |
|--------------|--------------------------------------------|------------------------------------------------------------------------------|-----------|---------|-------|---------------------------|--|--|
| Param No. | Sym | Characteristic | Min | Max | Units | Conditions | | |
| D110 | Vінн | High-Voltage Programming Voltage on MCLR/VPP/RG5 | VDD + 4.0 | 12.5 | V | | | |
| D110A | VIHL | Low-Voltage Programming Voltage on MCLR/VPP/RG5 | 2.00 | 5.50 | V | | | |
| D111 | Vdd | Supply Voltage during Programming | 2.00 | 5.50 | V | Self-timed | | |
| | | | 4.50 | 5.50 | V | Externally timed | | |
| | | | 4.50 | 5.50 | V | Bulk Erase operations | | |
| D112 | IPP | Programming Current on MCLR/VPP/RG5 | _ | 300 | μΑ | | | |
| D113 | IDDP | Supply Current during Programming | _ | 10 | mA | | | |
| D031 | VIL | Input Low Voltage | Vss | 0.2 VDD | V | | | |
| D041 | VIH | Input High Voltage | 0.8 VDD | VDD | V | | | |
| D080 | Vol | Output Low Voltage | _ | 0.6 | V | IOL = 8.5 mA @ 4.5V | | |
| D090 | Vон | Output High Voltage | VDD - 0.7 | _ | V | IOH = -3.0 mA @ 4.5V | | |
| D012 | Сю | Capacitive Loading on I/O pin (PGD) | _ | 50 | pF | To meet AC specifications | | |
| | | | | | | | | |
| P1 | TR | MCLR/VPP/RG5 Rise Time to enter Program/Verify mode | _ | 1.0 | μs | (Note 1) | | |
| P2 | TPGC | Serial Clock (PGC) Period | 100 | _ | ns | VDD = 5.0V | | |
| | | | 1 | _ | μs | VDD = 2.0V | | |
| P2A | TPGCL | Serial Clock (PGC) Low Time | 40 | _ | ns | VDD = 5.0V | | |
| | | | 400 | _ | ns | VDD = 2.0V | | |
| P2B | TPGCH | Serial Clock (PGC) High Time | 40 | | ns | VDD = 5.0V | | |
| | | | 400 | _ | ns | VDD = 2.0V | | |
| P3 | TSET1 | Input Data Setup Time to Serial Clock ↓ | 15 | _ | ns | | | |
| P4 | THLD1 | Input Data Hold Time from PGC \downarrow | 15 | _ | ns | | | |
| P5 | TDLY1 | Delay between 4-bit Command and Command Operand | 40 | _ | ns | | | |
| P5A | TDLY1A | Delay between 4-bit Command Operand and Next 4-bit Command | 40 | _ | ns | | | |
| P6 | TDLY2 | Delay between Last PGC ↓ of Command Byte to First PGC ↑ of Read of Data Word | 20 | _ | ns | | | |
| P9 | TDLY5 | PGC High Time (minimum programming time) | 1 | _ | ms | Externally Timed | | |
| P10 | TDLY6 | PGC Low Time after Programming (high-voltage discharge time) | 100 | _ | μs | | | |
| P11 | TDLY7 | Delay to allow Self-Timed Data Write or Bulk Erase to occur | 5 | _ | ms | | | |
| P11A | TDRWT | Data Write Polling Time | 4 | _ | ms | | | |
| P12 | THLD2 | Input Data Hold Time from MCLR/VPP/RG5 ↑ | 2 | _ | μs | | | |

Note 1: Do not allow excess time when transitioning MCLR between VIL and VIHH; this can cause spurious program executions to occur. The maximum transition time is:

¹ TCY + TPWRT (if enabled) + 1024 Tosc (for LP, HS, HS/PLL and XT modes only) +

² ms (for HS/PLL mode only) + 1.5 µs (for EC mode only)

where TCY is the instruction cycle time, TPWRT is the Power-up Timer period and ToSC is the oscillator period. For specific values, refer to the Electrical Characteristics section of the device data sheet for the particular device.

6.0 AC/DC CHARACTERISTICS TIMING REQUIREMENTS FOR PROGRAM/VERIFY TEST MODE (CONTINUED)

Standard Operating Conditions

Operating Temperature: 25°C is recommended

| Param No. | Sym | Characteristic | Min | Max | Units | Conditions |
|--------------|--------|--------------------------------------------------------------------------------------------|-----|-----|-------|------------|
| P13 | TSET2 | VDD ↑ Setup Time to MCLR/VPP/RG5 ↑ | 100 | _ | ns | |
| P14 | TVALID | Data Out Valid from PGC ↑ | 10 | _ | ns | |
| P15 | TSET3 | PGM ↑ Setup Time to MCLR/VPP/RG5 ↑ | 2 | _ | μs | |
| P16 | TDLY8 | Delay between Last PGC \downarrow and $\overline{\text{MCLR}}/\text{VPP/RG5} \downarrow$ | 0 | _ | S | |
| P17 | THLD3 | MCLR/VPP/RG5 ↓ to VDD ↓ | _ | 100 | ns | |
| P18 | THLD4 | MCLR/VPP/RG5 ↓ to PGM ↓ | 0 | _ | S | |

Note 1: Do not allow excess time when transitioning MCLR between VIL and VIHH; this can cause spurious program executions to occur. The maximum transition time is:

where TCY is the instruction cycle time, TPWRT is the Power-up Timer period and ToSC is the oscillator period. For specific values, refer to the Electrical Characteristics section of the device data sheet for the particular device.

¹ TCY + TPWRT (if enabled) + 1024 ToSC (for LP, HS, HS/PLL and XT modes only) +

² ms (for HS/PLL mode only) + 1.5 µs (for EC mode only)

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
 mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WAR-RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AmpLab, FilterLab, Migratable Memory, MXDEV, MXLAB, PICMASTER, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, MPASM, MPLIB, MPLINK, MPSIM, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2005, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

QUALITY MANAGEMENT SYSTEM

CERTIFIED BY DNV

ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona and Mountain View, California in October 2003. The Company's quality system processes and procedures are for its PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200

Fax: 480-792-7277 Technical Support:

http://support.microchip.com

Web Address: www.microchip.com

Atlanta

Alpharetta, GA Tel: 770-640-0034 Fax: 770-640-0307

Boston

Westford, MA Tel: 978-692-3848 Fax: 978-692-3821

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

San Jose

Mountain View, CA Tel: 650-215-1444 Fax: 650-961-0286

Toronto

Mississauga, Ontario,

Canada

Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu

Tel: 86-28-8676-6200 Fax: 86-28-8676-6599

China - Fuzhou

Tel: 86-591-8750-3506 Fax: 86-591-8750-3521

China - Hong Kong SAR

Tel: 852-2401-1200 Fax: 852-2401-3431

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang

Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen

Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Shunde

Tel: 86-757-2839-5507 Fax: 86-757-2839-5571

China - Qingdao

Tel: 86-532-502-7355 Fax: 86-532-502-7205

ASIA/PACIFIC

India - Bangalore

Tel: 91-80-2229-0061 Fax: 91-80-2229-0062

India - New Delhi

Tel: 91-11-5160-8631 Fax: 91-11-5160-8632

Japan - Kanagawa

Tel: 81-45-471-6166 Fax: 81-45-471-6122

Korea - Seoul

Tel: 82-2-554-7200 Fax: 82-2-558-5932 or

82-2-558-5934

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Kaohsiung

Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei

Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Taiwan - Hsinchu

Tel: 886-3-572-9526 Fax: 886-3-572-6459

EUROPE

Austria - Weis

Tel: 43-7242-2244-399 Fax: 43-7242-2244-393 Denmark - Ballerup

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Massy

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Ismaning

Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399

Fax: 31-416-690340 England - Berkshire

Tel: 44-118-921-5869 Fax: 44-118-921-5820