



CYPRESS

PRELIMINARY

CY7C1069AV33

2M x 8 Static RAM

Features

- High speed
 - $t_{AA} = 10 \text{ ns}$
- Low active power
 - 180 mW (max.)
- Operating voltages of $3.3 \pm 0.3\text{V}$
- 2.0V data retention
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with \overline{CE}_1 and CE_2 features

Functional Description

The CY7C1069AV33 is a high-performance CMOS Static RAM organized as 2,097,152 words by 8 bits. Writing to the


device is accomplished by enabling the chip (by taking \overline{CE}_1 LOW and CE_2 HIGH) and Write Enable (\overline{WE}) inputs LOW.

Reading from the device is accomplished by enabling the chip (\overline{CE}_1 LOW and CE_2 HIGH) as well as forcing the Output Enable (\overline{OE}) LOW while forcing the Write Enable (\overline{WE}) HIGH. See the truth table at the back of this data sheet for a complete description of Read and Write modes.

The input/output pins (I/O_0 through I/O_{15}) are placed in a high-impedance state when the device is deselected (\overline{CE}_1 HIGH or CE_2 LOW), the outputs are disabled (\overline{OE} HIGH), or during a Write operation (\overline{CE}_1 LOW, CE_2 HIGH, and \overline{WE} LOW).

The CY7C1069AV33 is available in a 54-pin TSOP II package with center power and ground (revolutionary) pinout, and a 48-ball fine-pitch ball grid array (FBGA) package.

Logic Block Diagram



Pin Configuration


TSOP II Top View			
NC	1	54	NC
VCC	2	53	VSS
NC	3	52	NC
I/O ₆	4	51	I/O ₅
VSS	5	50	VCC
I/O ₇	6	49	I/O ₄
A ₄	7	48	A ₅
A ₃	8	47	A ₆
A ₂	9	46	A ₇
A ₁	10	45	A ₈
A ₀	11	44	A ₉
NC	12	43	NC
\overline{CE}_1	13	42	\overline{OE}
VCC	14	41	VSS
\overline{WE}	15	40	DNU
CE ₂	16	39	A ₂₀
A ₁₉	17	38	A ₁₀
A ₁₈	18	37	A ₁₁
A ₁₇	19	36	A ₁₂
A ₁₆	20	35	A ₁₃
A ₁₅	21	34	A ₁₄
I/O ₀	22	33	I/O ₃
VCC	23	32	VSS
I/O ₁	24	31	I/O ₂
NC	25	30	NC
VSS	26	29	VCC
NC	27	28	NC

Selection Guide

		-10	-12	Unit
Maximum Access Time		10	12	ns
Maximum Operating Current	Commercial	250	225	mA
	Industrial	250	225	
Maximum CMOS Standby Current	Commercial/Industrial	50	50	mA

Pin Configurations
48-ball FBGA

(Top View)



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature -65°C to +150°C

Ambient Temperature with
Power Applied -55°C to +125°C

Supply Voltage on V_{CC} to Relative GND^[1] -0.5V to +4.6V

DC Voltage Applied to Outputs
in High-Z State^[1] -0.5V to $V_{CC} + 0.5V$

DC Input Voltage^[1] -0.5V to $V_{CC} + 0.5V$

Current into Outputs (LOW) 20 mA

Operating Range

Range	Ambient Temperature	V_{CC}
Commercial	0°C to +70°C	3.3V ± 0.3V
Industrial	-40°C to +85°C	

DC Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	-10		-12		Unit
			Min.	Max.	Min.	Max.	
V_{OH}	Output HIGH Voltage	$V_{CC} = \text{Min.}, I_{OH} = -4.0 \text{ mA}$	2.4		2.4		V
V_{OL}	Output LOW Voltage	$V_{CC} = \text{Min.}, I_{OL} = 8.0 \text{ mA}$		0.4		0.4	V
V_{IH}	Input HIGH Voltage		2.0	$V_{CC} + 0.3$	2.0	$V_{CC} + 0.3$	V
V_{IL}	Input LOW Voltage ^[1]		-0.3	0.8	-0.3	0.8	V
I_{IX}	Input Load Current	$GND \leq V_I \leq V_{CC}$	-1	+1	-1	+1	μA
I_{OZ}	Output Leakage Current	$GND \leq V_{OUT} \leq V_{CC}$, Output Disabled	-1	+1	-1	+1	μA
I_{CC}	V_{CC} Operating Supply Current	$V_{CC} = \text{Max.}, f = f_{MAX} = 1/t_{RC}$		250		225	mA
				250		225	
I_{SB1}	Automatic CE Power-down Current —TTL Inputs	$CE_2 \leq V_{IL}$, $\overline{SCE} \geq V_{IH}$ $V_{IN} \geq V_{IH}$ or $V_{IN} \leq V_{IL}$, $f = f_{MAX}$		100		100	mA
I_{SB2}	Automatic CE Power-down Current —CMOS Inputs	$CE_2 \leq 0.3V$, $\overline{SCE} \geq V_{CC} - 0.3V$, $V_{IN} \geq V_{CC} - 0.3V$, or $V_{IN} \leq 0.3V$, $f = 0$	Commercial/Industrial	50		50	mA


Capacitance^[2]

Parameter	Description	Test Conditions	Max.	Unit
C_{IN}	Input Capacitance	$T_A = 25^\circ\text{C}$, $f = 1 \text{ MHz}$, $V_{CC} = 3.3V$	6	pF
C_{OUT}	I/O Capacitance		8	pF

Notes:

- V_{IL} (min.) = -2.0V for pulse durations of less than 20 ns.
- Tested initially and after any design or process changes that may affect these parameters.

AC Test Loads and Waveforms



AC Switching Characteristics Over the Operating Range ^[3]



Parameter	Description	-10		-12		Unit
		Min.	Max.	Min.	Max.	
Read Cycle						
t _{power}	V _{CC} (typical) to the first access ^[4]	1		1		μs
t _{RC}	Read Cycle Time	10		12		ns
t _{AA}	Address to Data Valid		10		12	ns
t _{OHA}	Data Hold from Address Change	3		3		ns
t _{ACE}	\overline{CE}_1 LOW / CE ₂ HIGH to Data Valid		10		12	ns
t _{DOE}	\overline{OE} LOW to Data Valid		5		6	ns
t _{LZOE}	\overline{OE} LOW to Low-Z ^[5, 6]	1		1		ns
t _{HZOE}	\overline{OE} HIGH to High-Z ^[5, 6]		5		6	ns
t _{LZCE}	\overline{CE}_1 LOW / CE ₂ HIGH to Low-Z ^[5, 6]	3		3		ns
t _{HZCE}	\overline{CE}_1 HIGH / CE ₂ LOW to High-Z ^[5, 6]		5		6	ns
t _{PU}	\overline{CE}_1 LOW / CE ₂ HIGH to Power-up	0		0		ns
t _{PD}	\overline{CE}_1 HIGH / CE ₂ LOW to Power-down		10		12	ns
Write Cycle ^[7, 8]						
t _{WC}	Write Cycle Time	10		12		ns
t _{SCE}	\overline{CE}_1 LOW / CE ₂ HIGH to Write End	7		8		ns
t _{AW}	Address Set-up to Write End	7		8		ns

Notes:



- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{OL}/I_{OH} and transmission line loads. Test conditions for the Read cycle use output loading shown in part a) of the AC test loads, unless specified otherwise.
- This part has a voltage regulator which steps down the voltage from 3V to 2V internally. t_{power} time has to be provided initially before a Read/Write operation is started.
- t_{HZOE} , t_{HZSCE} , t_{HZWE} and t_{LZOE} , t_{LZCE} , and t_{LZWE} are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured $\pm 200\text{ mV}$ from steady-state voltage.
- At any given temperature and voltage condition, t_{HZSCE} is less than t_{LZSCE} , t_{HZOE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZWE} for any given device.
- The internal Write time of the memory is defined by the overlap of \overline{CE}_1 LOW / CE_2 HIGH, and \overline{WE} LOW. \overline{CE}_1 and \overline{WE} must be LOW along with CE_2 HIGH to initiate a Write, and the transition of any of these signals can terminate the Write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the Write.
- The minimum Write cycle time for Write Cycle No. 3 (\overline{WE} controlled, \overline{OE} LOW) is the sum of t_{HZWE} and t_{SD} .

AC Switching Characteristics Over the Operating Range (continued)^[3]


Parameter	Description	-10		-12		Unit
		Min.	Max.	Min.	Max.	
t_{HA}	Address Hold from Write End	0		0		ns
t_{SA}	Address Set-up to Write Start	0		0		ns
t_{PWE}	WE Pulse Width	7		8		ns
t_{SD}	Data Set-up to Write End	5		6		ns
t_{HD}	Data Hold from Write End	0		0		ns
t_{LZWE}	WE HIGH to Low-Z ^[5, 6]	3		3		ns
t_{HZWE}	WE LOW to High-Z ^[5, 6]		5		6	ns

Data Retention Waveform

Switching Waveforms
Read Cycle No. 1^[9, 10]

Notes:

9. Device is continuously selected. $\overline{CE}_1 = V_{IL}$, $CE_2 = V_{IH}$.
 10. \overline{WE} is HIGH for Read cycle.

Switching Waveforms (continued)
Read Cycle No. 2 (\overline{OE} Controlled) [10, 11]

Write Cycle No. 1 (\overline{CE}_1 Controlled) [12, 13, 14]

Notes:

11. Address valid prior to or coincident with \overline{CE}_1 transition LOW and CE_2 transition HIGH.
12. Data I/O is high-impedance if \overline{OE} or \overline{BHE} and/or $\overline{BLE} = V_{IH}$.
13. If \overline{CE}_1 goes HIGH / CE_2 LOW simultaneously with \overline{WE} going HIGH, the output remains in a high-impedance state.
14. \overline{CE} above is defined as a combination of \overline{CE}_1 and CE_2 . It is active low.

Switching Waveforms (continued)
Write Cycle No. 2 (\overline{WE} Controlled, [12, 13, 14]

Truth Table


\overline{CE}_1	\overline{CE}_2	\overline{OE}	\overline{WE}	I/O ₀ -I/O ₇	Mode	Power
H	X	X	X	High-Z	Power-down	Standby (I _{SB})
X	L	X	X	High-Z	Power-down	Standby (I _{SB})
L	H	L	H	Data Out	Read All Bits	Active (I _{CC})
L	H	L	H	Data Out	Read Lower Bits Only	Active (I _{CC})
L	H	L	H	High-Z	Read Upper Bits Only	Active (I _{CC})
L	H	X	L	Data In	Write All Bits	Active (I _{CC})
L	H	X	L	Data In	Write Lower Bits Only	Active (I _{CC})
L	H	X	L	High-Z	Write Upper Bits Only	Active (I _{CC})
L	H	H	H	High-Z	Selected, Outputs Disabled	Active (I _{CC})

Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
10	CY7C1069AV33-10ZC	Z54	54-pin TSOP II	Commercial
	CY7C1069AV33-10ZI			Industrial
	CY7C1069AV33-10BAC	BA48	48-ball Mini BGA	Commercial
	CY7C1069AV33-10BAI			Industrial
12	CY7C1069AV33-12ZC	Z54	54-pin TSOP II	Commercial
	CY7C1069AV33-12ZI			Industrial
	CY7C1069AV33-12BAC	BA48	48-ball Mini BGA	Commercial
	CY7C1069AV33-12BAI			Industrial

Package Diagrams

54-lead Thin Small Outline Package, Type II Z54-II



51-85160-**





PRELIMINARY

CY7C1069AV33

Document Title: CY7C1069AV33 2M x 8 Static RAM
Document Number: 38-05255

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	113724	03/27/02	NSL	New Data Sheet
*A	117060	07/31/02	DFP	Removed 15 ns bin.